Rockchip Multi-core Heterogeneous System Development Guide

Document Identifier: RK-KF-YF-160

Release Version: V1.0.0

Date: 2024-03-15

Security Level: □Top-Secret □Secret □Internal ■Public

DISCLAIMER

THIS DOCUMENT IS PROVIDED "AS IS". ROCKCHIP ELECTRONICS CO., LTD. ("ROCKCHIP") DOES NOT PROVIDE ANY WARRANTY OF ANY KIND, EXPRESSED, IMPLIED OR OTHERWISE, WITH RESPECT TO THE ACCURACY, RELIABILITY, COMPLETENESS, MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY REPRESENTATION, INFORMATION AND CONTENT IN THIS DOCUMENT. THIS DOCUMENT IS FOR REFERENCE ONLY. THIS DOCUMENT MAY BE UPDATED OR CHANGED WITHOUT ANY NOTICE AT ANY TIME DUE TO THE UPGRADES OF THE PRODUCT OR ANY OTHER REASONS.

Trademark Statement

"Rockchip", "瑞芯微", "瑞芯" shall be Rockchip's registered trademarks and owned by Rockchip. All the other trademarks or registered trademarks mentioned in this document shall be owned by their respective owners.

All rights reserved. ©2024. Rockchip Electronics Co., Ltd.

Beyond the scope of fair use, neither any entity nor individual shall extract, copy, or distribute this document in any form in whole or in part without the written approval of Rockchip.

Rockchip Electronics Co., Ltd.

No.18 Building, A District, No.89, software Boulevard Fuzhou, Fujian, PRC

Website: www.rock-chips.com

Customer service Tel: +86-4007-700-590

Customer service Fax: +86-591-83951833

Customer service e-Mail: fae@rock-chips.com

Preface

Overview

This document primarily guides engineers in project development based on the Rockchip multi-core heterogeneous system.

Platform Support

Chip Name	Processor Cores	Operating Platforms
RK3588	4 x ARM Cortex-A76	Kernel 5.10
	4 x ARM Cortex-A55	Kernel 5.10, RTT 3.1-32, RTT 4.1-32, HAL-32
	1 x ARM Cortex-M0	RTT 3.1, RTT 4.1, HAL
RK3576	4 x ARM Cortex-A72	Kernel 6.1
	4 x ARM Cortex-A53	Kernel 6.1, RTT 4.1-32, HAL-32
	1 x ARM Cortex-M0	RTT 4.1, HAL
RK3568	4 x ARM Cortex-A55	Kernel 4.19, Kernel 5.10, RTT 3.1-32, HAL-32
	1 x RISC-V	RTT 3.1, HAL
RK3562	4 x ARM Cortex-A53	Kernel 5.10, RTT 4.1-32, HAL-32
	1 x ARM Cortex-M0	RTT 4.1, HAL
RK3358	4 x ARM Cortex-A35	N/A, RTT 3.1-32, HAL-32
RK3308	4 x ARM Cortex-A35	Kernel 5.10, RTT 3.1-32, RTT 4.1-32, HAL-32

Target Audience

This document (this guide) is primarily intended for the following engineers:

Software Development Engineers

Technical Support Engineers

Revision History

Version	Author(s)	Date	Changes Made
V1.0.0	Liu Shifan, Zou Hongming, Wang Zhengzeng, Zheng Jia Hang,	2024-	Initial
	Yang Hanxing	03-15	Release

Table of Contents

Rockchip Multi-core Heterogeneous System Development Guide

- 1. Chapter 1 Multi-core Heterogeneous Systems
 - 1.1 Overview
 - 1.1.1 Introduction to Heterogeneous Multi-core Systems
 - 1.1.2 Rockchip Multi-Core Heterogeneous System
 - 1.2 Platform Support
 - 1.2.1 RK3588
 - 1.2.1.1 Processor Cores
 - 1.2.1.2 Platform Support
 - 1.2.2 RK3576
 - 1.2.2.1 Processor Cores
 - 1.2.2.2 Supported Operating Platforms
 - 1.2.3 RK3568
 - 1.2.3.1 Processor Cores
 - 1.2.3.2 Running Platform Support
 - 1.2.4 RK3562
 - 1.2.4.1 Processor Cores
 - 1.2.4.2 Supported Operating Platforms
 - 1.2.5 RK3358
 - 1.2.5.1 Processor Cores
 - 1.2.5.2 Supported Operating Platforms
 - 1.2.6 RK3308
 - 1.2.6.1 Processor Cores
 - 1.2.6.2 Operating Platform Support
 - 1.3 Product Case Introduction
 - 1.3.1 AP + AP Case: Power Relay Protection Device
 - 1.3.2 AP + MCU Case: Robot Vacuum Cleaner
- 2. Chapter 2: AMPAK SDK
 - 2.1 Table of Contents
 - 2.2 Device Directory
 - 2.3 Kernel Directory
 - 2.4 HAL Directory
 - 2.5 RTOS Directory
 - 2.6 U-Boot Directory
 - 2.7 rkbin Directory
- 3. Chapter 3 Compilation Configuration
 - 3.1 Configuration File
 - 3.1.1 Unified Compilation Configuration File
 - 3.1.2 AMP Firmware Packaging Configuration File
 - 3.1.2.1 amp linux.its
 - 3.1.2.2 AMPAK Integration Technology Solutions
 - 3.1.2.3 amp_mcu.its
 - 3.1.3 Auxiliary Configuration File
 - 3.1.4 Partition Table Configuration File
 - 3.2 Compilation Command
 - 3.2.1 Unified Compilation Command
 - 3.2.2 Individual Compilation Command
 - 3.2.2.1 Linux Kernel Compilation Command
 - 3.2.2.2 RT-Thread Compilation Command
 - 3.2.2.3 RK HAL Compilation Command
 - 3.2.2.4 U-Boot Compilation Command
- 4. Chapter 4: Resource Allocation
 - 4.1 System Architecture
 - 4.1.1 AP + AP System Architecture
 - 4.1.2 AP + MCU System Architecture

- 4.2 Linux Kernel Resource Configuration
 - 4.2.1 Linux Kernel Configuration File
 - 4.2.1.1 DTS-Related Files
 - 4.2.1.2 AMP Driver Related Files
 - 4.2.2 Linux Kernel Memory Resources
 - 4.2.2.1 Runtime Memory Configuration
 - 4.2.2.2 Share Memory Configuration
 - 4.2.3 Peripheral Resources of the Linux Kernel
 - 4.2.3.1 Interrupt Configuration
 - 4.2.3.2 Pin Configuration
 - 4.2.3.3 Clock Configuration
- 4.3 RTOS Resource Configuration
 - 4.3.1 RT-Thread Configuration File
 - 4.3.1.1 Board-Level Related Files
 - 4.3.1.2 Compilation Related Files
 - 4.3.2 RT-Thread Memory Resources
 - 4.3.2.1 AP Runtime Memory Configuration
 - 4.3.2.2 AP Shared Memory Configuration
 - 4.3.2.3 MCU Runtime Memory Configuration
 - 4.3.2.4 MCU Shared Memory Configuration
 - 4.3.3 RT-Thread Peripheral Resources
 - 4.3.3.1 AP Interrupt Configuration
 - 4.3.3.2 MCU Interrupt Configuration
 - 4.3.3.3 Pin Configuration
 - 4.3.3.4 Clock Configuration
- 4.4 Bare-metal Resource Configuration
 - 4.4.1 RK HAL Configuration File
 - 4.4.1.1 Board-Level Related Files
 - 4.4.1.2 Compilation of Related Files
 - 4.4.2 RK_HAL Memory Resources
 - 4.4.2.1 AP Runtime Memory Configuration
 - 4.4.2.2 AP Shared Memory Configuration
 - 4.4.2.3 MCU Runtime Memory Configuration
 - 4.4.2.4 MCU Shared Memory Configuration
 - 4.4.3 RK HAL Peripheral Resources
 - 4.4.3.1 AP Interrupt Configuration
 - 4.4.3.2 MCU Interrupt Configuration
 - 4.4.3.3 Pin Configuration
 - 4.4.3.4 Clock Configuration
- 5. Chapter 5: Startup Plan
 - 5.1 Rockchip SoC Processor Architecture
 - 5.2 Dual AP Boot Solution
 - 5.2.1 Linux + RTOS / Bare-metal
 - $5.2.1.1 \quad Example \ Firmware: \ Kernel + RT-Thread \ / \ HAL$
 - 5.2.1.2 Example Firmware: Kernel + 3 * HAL
 - 5.2.2 RTOS + Bare-metal
 - 5.2.2.1 Example Firmware: HAL + HAL
 - 5.2.2.2 Example Firmware: RT-Thread + HAL
 - 5.3 AP + MCU Boot Solution
 - 5.3.1 Linux + MCU RTOS / Bare-metal
 - 5.3.1.1 Example Firmware: Kernel + MCU RT-Thread / HAL
 - 5.4 Boot Solutions for Different Storage Media
 - 5.4.1 eMMC / Flash Boot
 - 5.5 Quick Start Guide
 - 5.5.1 SD Card Boot
 - 5.6 Quick Boot Solution
 - 5.6.1 SPL Boot Scheme
 - 5.6.2 Dual Storage Boot Scheme

- 6. Chapter 6 Communication Scheme 6.1 Inter-Processor Interrupt Triggering 6.1.1 Mailbox Interrupt Trigger 6.1.2 Software Interrupt Trigger 6.1.3 SGI Triggering 6.2 Low-Level Interface Solution 6.3 RPMsg Protocol Solution 6.3.1 Standard Framework 6.3.2 Communication Process 6.3.3 RPMsg Adaptation 6.3.3.1 Linux Kernel Adaptation to RPMsg 6.3.3.2 RPMsg-Lite Adaptation 6.3.3.3 MCU RPMsg-Lite Adaptation 6.4 RPMsg Compilation Configuration 6.4.1 Kernel + RT-Thread 6.4.2 Kernel + HAL 6.4.3 RT-Thread + HAL 6.5 RPMsg Testing Example 6.5.1 Kernel + RT-Thread 6.5.1.1 Shared Memory 6.5.1.2 Testing Demo 6.5.1.2.1 Kernel Demo 6.5.1.2.2 RTT Demo 6.5.2 RT-Thread + HAL 6.5.2.1 Shared Memory 6.5.2.2 Testing Demo 6.5.2.2.1 RTT Demo
 - 6.5.1.2.3 Test Successful Log
 - 6.5.2.2.2 HAL Demo
 - 6.5.2.2.3 Test Results
 - 7. Chapter 7 Interrupts
 - 7.1 Cortex-A GIC
 - 7.1.1 GIC Interrupt Configuration
 - 7.1.2 GIC Interrupt Service Program
 - 7.1.2.1 Bare-metal GIC Interrupt Service Routine
 - 7.1.2.2 RTOS GIC Interrupt Service Routine
 - 7.2 Cortex-M NVIC
 - 7.2.1 NVIC Interrupt Initialization
 - 7.2.2 NVIC Interrupt Service Routines
 - 7.2.2.1 Bare-metal GIC Interrupt Service Routine
 - 7.2.2.2 RTOS NVIC Interrupt Service Routine
 - 7.3 RISC-V Interrupt Controller
 - 7.3.1 IPIC Interrupt Initialization
 - 7.3.2 IPIC Interrupt Service Routine
 - 7.3.2.1 Bare-metal GIC Interrupt Service Routine
 - 7.3.2.2 RTOS AMPAK Interrupt Service Routine
 - 8. Chapter 8 Modules
 - 8.1 eMMC
 - 8.1.1 HAL
 - 8.1.2 RT-Thread
 - 9. SDIO Configuration:
 - 10. SDHCI Configuration:
 - 11. RT-Thread elm-fat File System Support:
 - 11.0.3 Kernel
 - 11.1 UART
 - 11.1.1 HAL
 - 11.1.2 RT-Thread UART Configuration
 - 11.1.3 Kernel

- 11.2 SPI FLASH
 - 11.2.1 HAL
 - 11.2.2 RT-Thread
- 12. Basic Configuration
- 13. Configuration Description:
- 14. RT-Thread elm-fat File System Support
 - 14.0.3 Kernel
 - 14.1 GMAC
 - 14.1.1 HAL
 - 14.1.2 RT-Thread
 - 14.1.3 Kernel
 - 14.2 PCIE
 - 14.2.1 HAL / RT-Thread
 - 14.3 CPU Cache ECC
 - 14.3.1 RT-Thread
 - 14.4 DDR ECC
 - 14.4.1 HAL
 - 14.4.2 Kernel
- 15. Chapter 9 Debugging
 - 15.1 Serial Port Debugging
 - 15.1.1 U-Boot Boot Output
 - 15.1.2 RK HAL Boot Output
 - 15.1.3 RT-Thread Boot Output
 - 15.2 Debugging with OpenOCD
 - 15.2.1 Setting Up a Windows Environment
 - 15.2.1.1 Software Installation
 - 15.2.1.2 Hardware Connection
 - 15.2.2 Using Example
 - 15.3 MCU Debugging with Ozone
 - 15.3.1 Windows Environment Setup
- 16. Chapter 10: Demonstration
 - 16.1 Performance Testing
 - 16.1.1 Testing Integer Performance
 - 16.1.2 Testing Floating-Point Performance
 - 16.1.3 Testing Memory
 - 16.1.4 Test Interrupt Response Time
 - 16.2 Real-time Performance Demonstration
 - 16.2.1 Testing Method
 - 16.2.2 Testing Principle
 - 16.2.3 Test Results
- 17. Chapter 11 Appendix
 - 17.1 Terminology
 - 17.2 Document Index

1. Chapter 1 Multi-core Heterogeneous Systems

1.1 Overview

1.1.1 Introduction to Heterogeneous Multi-core Systems

Heterogeneous multi-core systems are computing systems that run different platforms independently on different processor cores within the same SoC chip. They support both SMP (Symmetric Multi-Processing) for symmetric multi-processing systems and AMP (Asymmetric Multi-Processing) for asymmetric multi-processing systems.

These systems integrate what were traditionally two separate systems into one. In traditional platforms, Linux systems and real-time systems were completely independent, requiring two separate processors and two sets of peripheral circuits. However, in heterogeneous multi-core systems, by properly allocating processor cores, peripherals, and other resources, the same SoC chip can independently run both Linux and real-time systems. This not only meets the requirements for rich system software functions and hardware peripherals but also satisfies the real-time requirements of the system.





图 1-1-1 多核异构系统将传统平台两套系统合二为一

Heterogeneous multi-core systems also support the simultaneous independent operation of multiple real-time systems on the same SoC chip.



传统平台多个实时系统

瑞芯微多核异构系统

图 1-1-2 同时独立运行多个实时系统

Furthermore, these systems support the operation of the same SoC chip in a combination of SMP and AMP modes.





图 1-1-3 以 SMP + AMP 的方式运行

When applied to product design, heterogeneous multi-core systems offer significant advantages in cost-effectiveness and product size. They are now widely used in products across various industries such as power, industrial control, consumer electronics, and automotive electronics.

1.1.2 Rockchip Multi-Core Heterogeneous System

Rockchip's multi-core heterogeneous system is a universal multi-core heterogeneous system solution provided by Rockchip. Building upon the existing Symmetric Multi-Processing (SMP) system, it adds support for Asymmetric Multi-Processing (AMP) systems. This document primarily explains the AMP scheme, which mainly includes the AMP booting scheme and the AMP communication scheme. For specific implementation principles, refer to the relevant sections of this document.

In terms of the operating platform, Linux offers the standard Linux Kernel, RTOS provides the open-source RT-Thread, and Bare-metal offers a bare-metal development library based on the RK Hardware Abstraction Layer (HAL). At the same time, Rockchip's multi-core heterogeneous system supports customers in adapting more operating platforms on their own, such as adapting a specified RTOS based on the RK HAL.




Linux: 提供标准的 Linux KernelRTOS: 提供开源的 RT-Thread

Bare-metal: 提供基于 RK HAL 硬件抽象层的裸机开发库

图 1-2-1 运行平台

Regarding processor cores, Rockchip's multi-core heterogeneous system supports homogeneous ARM Cortex-A cores in an SoC to run independently. It also supports heterogeneous ARM Cortex-M or RISC-V cores in an SoC to run independently. By reasonably dividing the processor core resources, the system assigns specific tasks to the most suitable processor core for processing, thereby enabling the SoC to exhibit superior performance and energy efficiency.



- 支持 SoC 中同构的 ARM Cortex-A每个处理器核心独立运行
- ・支持 SoC 中异构的 ARM Cortex-M 或 RISC-V 核心独立运行

图 1-2-2 处理器核心

Currently, Rockchip's multi-core heterogeneous system mainly adopts an unsupervised AMP scheme. It does not use virtualization management, thus achieving faster interrupt response during real-time system operation to meet the stringent hard real-time requirements in industries such as power and industrial control.

In the future, Rockchip's multi-core heterogeneous system will also offer virtualization management as an optional feature. Based on the RPMsg and RemoteProc frameworks, it supports the standard OpenAMP. For industrial control industry applications, it supports Type-1 Hypervisor Jailhouse. In the subsequent SoC chips launched by Rockchip, further support for hardware resource isolation will be added to enhance the flexibility and reliability of Rockchip's multi-core heterogeneous system.

1.2 Platform Support

1.2.1 RK3588

1.2.1.1 Processor Cores

Processor Type	Cores Configuration
AP	4 x ARM Cortex-A76 + 4 x ARM Cortex-A55
MCU	1 x ARM Cortex-M0

1.2.1.2 Platform Support

Processor Core	ARM Cortex-A76	ARM Cortex-A55	ARM Cortex-M0
Linux Support	Kernel 5.10	Kernel 5.10	N/A
RTOS Support	N/A	RTT 3.1-32 RTT 4.1-32	RTT 3.1 RTT 4.1
Bare-metal Support	N/A	HAL-32	HAL

1.2.2 RK3576

1.2.2.1 Processor Cores

Processor Type	Processor Cores
AP	4 x ARM Cortex-A72 + 4 x ARM Cortex-A53
MCU	1 x ARM Cortex-M0

1.2.2.2 Supported Operating Platforms

Processor Core	ARM Cortex-A72	ARM Cortex-A53	ARM Cortex-M0
Linux Support	Kernel 6.1	Kernel 6.1	N/A
RTOS Support	N/A	RTT 4.1-32	RTT 4.1
Bare-metal Support	N/A	HAL-32	HAL

1.2.3 RK3568

1.2.3.1 Processor Cores

Processor Type	Processor Cores
AP	4 x ARM Cortex-A55
MCU	1 x RISC-V

1.2.3.2 Running Platform Support

Processor Core	ARM Cortex-A55	RISC-V
Linux Support	Kernel 4.19 Kernel 5.10	N/A
RTOS Support	RTT 3.1-32	RTT 3.1
Bare-metal Support	HAL-32	HAL

1.2.4 RK3562

1.2.4.1 Processor Cores

Processor Type	Processor Cores
AP	4 x ARM Cortex-A53
MCU	1 x ARM Cortex-M0

1.2.4.2 Supported Operating Platforms

Processor Core	ARM Cortex-A53	ARM Cortex-M0
Linux Support	Kernel 5.10	N/A
RTOS Support	RTT 4.1-32	RTT 4.1
Bare-metal Support	HAL-32	HAL

1.2.5 RK3358

1.2.5.1 Processor Cores

Processor Type	Core Configuration
AP	4 x ARM Cortex-A35

1.2.5.2 Supported Operating Platforms

Processor Core	ARM Cortex-A35
Linux Support	N/A
RTOS Support	RTT 3.1-32
Bare-metal Support	HAL-32

1.2.6 RK3308

1.2.6.1 Processor Cores

Processor Type	Processor Cores
AP	4 x ARM Cortex-A35

1.2.6.2 Operating Platform Support

Processor Core	ARM Cortex-A35
Linux Support	Kernel 5.10
RTOS Support	RTT 3.1-32 RTT 4.1-32
Bare-metal Support	HAL-32

1.3 Product Case Introduction

1.3.1 AP + AP Case: Power Relay Protection Device

In the context of power relay protection devices, there are demands for both real-time system performance, such as real-time acquisition and data analysis of various electrical quantities, and real-time response to protection control signals. Additionally, there is a requirement for system richness, necessitating the use of complex software functions and hardware peripherals, such as display devices, USB devices, Ethernet devices, etc. By utilizing Rockchip's multi-core heterogeneous system, the traditional platform's two systems are merged into one,

with a single board capable of independently running both the Linux system and the real-time system, achieving all the aforementioned functionalities.





图 3-1-1 AP + AP 案例: 电力继电保护装置

Furthermore, thanks to the high-performance characteristics of the AP, when used for processing tasks in the real-time system, a more efficient operation and stronger computational power experience can be obtained.

1.3.2 AP + MCU Case: Robot Vacuum Cleaner

In the context of a robot vacuum cleaner, it is necessary to operate a Linux system and utilize complex peripherals such as WiFi, Camera, and Audio for functionalities like network connectivity, map storage, and algorithm processing. Additionally, a real-time system is required to operate with simpler peripherals like PWM, SPI, UART, ADC, and GPIO to achieve environmental perception, motion control, and condition monitoring. Utilizing Rockchip's multi-core heterogeneous system consolidates the two traditional platforms into one, eliminating the need for an external MCU and enabling all the aforementioned functions.



Moreover, employing the MCU within the SoC as a real-time processor or co-processor also allows the Linux system to achieve a more comprehensive performance enhancement.

2. Chapter 2: AMPAK SDK

2.1 Table of Contents

The source code structure of the AMP SDK provided by Rockchip's multi-core heterogeneous system is as follows. The parts marked with * in the comments are the main directories of the AMP SDK.

```
--- app
                                       # Example of Linux system user interface
                                       # Buildroot system compilation directory
- buildroot
                                       # Debian system compilation directory
- debian
- device
                                       # * AMP SDK compilation scripts and
configuration files
- docs
                                       # * AMP SDK documentation
                                       # Supplementary applications for the
- external
Buildroot system
- hal
                                      # * Bare-metal system compilation
directory
-- kernel-*
                                       # * Compilation directories for different
versions of the Linux Kernel
                                       # * Pre-installed compilation toolchains
- prebuilts
                                       # * Binary files used by the AMP SDK
 - rkbin
                                       # * RTOS system compilation directory
- rtos
- tools
                                       # Tool set used by the AMP SDK
- u-boot
                                       # * U-Boot compilation directory
  — uefi
                                       # UEFI compilation directory
  - yocto
                                       # Yocto system compilation directory
```

2.2 Device Directory

The device directory contains the compilation scripts and default configurations for the AMP SDK. Taking RK3562 as an example, the main files include:

```
device/rockchip
- common
    - build.sh
                                      # Unified compilation script for AMP SDK
      - scripts
    └─ mk-amp.sh
                                     # Unified compilation script for RTOS /
Bare-metal
L- rk3562
    - amp.its
                                      # Firmware packaging configuration file
for RTOS + Bare-metal
   - amp linux.its
                                      # Firmware packaging configuration file
for Linux + RTOS / Bare-metal
    - amp mcu.its
                                      # Firmware packaging configuration file
for Linux + RTOS / Bare-metal MCU
    └─ rockchip rk3562 xxx defconfig # Board-level compilation configuration
```

Related Sections:

Chapter 3 Compilation Configuration

2.3 Kernel Directory

The kernel directory contains the source code for the Linux operating system. The AMP SDK provides a standard Linux Kernel.

The support status for various chip platforms is as follows:

Chip Name	Kernel 4.19	Kernel 5.10	Kernel 6.1
RK3588		✓	
RK3576			✓
RK3568	✓	✓	
RK3562		✓	
RK3308		✓	

Taking the RK3562 as an example, the main files include:

```
kernel
- arch/arm64/boot/dts/rockchip
   rk3562-amp.dtsi
rk3562-xxx-amp.dts
                                  # AMP dtsi file
                                  # AMP dts board-level configuration file
 - drivers
  — mailbox
                                    # Mailbox inter-core communication
solution
  - rpmsg
                                    # RPMsg inter-core communication solution
   - soc/rockchip
rockchip_amp.c
                                    # Resource partitioning, lifecycle
management of the slave core, etc.
L- include
```

For the Linux + RTOS / Bare-metal operation mode, the core that runs the Linux system must act as the master core (Master Core), responsible for resource partitioning and management of the slave core (Remote Core) of the entire multi-core heterogeneous system.

Related sections:

Chapter 3 Compilation Configuration

Chapter 4 Resource Partitioning

Chapter 5 Boot Scheme

Chapter 6 Communication Scheme

2.4 HAL Directory

The hal directory contains the source code for Bare-metal systems. The AMP SDK provides a bare-metal development library based on the RK HAL hardware abstraction layer.

RK HAL is a hardware abstraction layer based on the <u>ARM CMSIS</u> (Cortex Microcontroller Software Interface Standard) for microcontroller software interface standards. Users can directly use RK HAL for bare-metal system development or adapt RK HAL for specific RTOS.

The support status for each chip platform is as follows:

Chip Name	AP HAL-32	MCU HAL
RK3588	✓	✓
RK3576	✓	✓
RK3568	✓	✓
RK3562	✓	✓
RK3358	✓	N/A
RK3308	✓	N/A

Taking RK3562 as an example, the main files include:

```
└─ Rockchip User Guide HAL CN.md
                                       # RK HAL Development Documentation
- lib
  -- bsp
                                       # Board Support Package Configuration
Files
- CMSIS
                                       # ARM Microcontroller Software Interface
Standard Library
   Core
                                       # MCU Related Files
       - Core_A
                                       # AP 32-bit Related Files
       ____ Core_A_64
                                       # AP 64-bit Related Files
        Device/RK3562
           - Include

    rk3562.h  # RK3562 Register Definitions
    soc.h  # RK3562 Chip Polated Page 1.
           rk3562.h
                                      # RK3562 Chip Related Definitions
               L__ system_rk3562.h
             — Source/Templates
               GCC
                                      # Using GCC Cross-Compilation Toolchain
                   ├── gcc_arm.ld # Linker Script Example
├── start_m0.S # MCU Startup File
              gcc arm.ld
               └── startup rk3562.c # AP Startup File
               - mmu_rk3562.c  # AP MMU Map Configuration File
               - system_rk3562.c
               └── system rk3562 mcu.c
          - DSP
                                       # DSP Related Files
       L- RISCV
                                       # RISC-V Related Files
      - hal
                                       # Module Driver Header Files
        — inc
       L_ src
                                       # Module Driver Files
                                       # Bare-metal System Middleware
  - middleware
    -- benchmark
                                       # Performance Testing
  - rpmsg-lite
                                       # RPMsg Inter-Processor Communication
Solution
simple console
                                       # Console
  - project
                                       # Bare-metal System Engineering Examples
    - common
      └─ GCC
```

```
Cortex-A.mk
                               # AP General Compilation File
         Cortex-M.mk
                                 # MCU General Compilation File
         L riscv.mk
                                 # RISC-V General Compilation File
    — rk3562
      - GCC
      build.sh
                                # AP Compilation Script
         ├─ gcc_arm.ld.S
└─ Makefile
                               # AP Linker Script
                                # AP Compilation File
      - Image
        \vdash amp.img
                                # Packaged Bare-metal System Firmware
         - amp.its
                                # RTOS + Bare-metal Firmware Packaging
Configuration File
                               # Linux + RTOS / Bare-metal Firmware
  amp_linux.its
Packaging Configuration File
      halx.bin
         halx.elf
        parameter.txt  # Partition Table Configuration File
                                # AP Firmware Packaging Script
      - mkimage.sh
      L__ src
                        # RK HAL Configuration File
        ├─ hal_conf.h
├─ main.c
                               # Bare-metal System Example
         test_demo.c
# Bare-metal System Module and Feature
Example
 └─ rk3562-mcu
      ├─ GCC
      # MCU Compilation File
      - Image
      | — amp.img
                               # Packaged Bare-metal System Firmware
      amp_mcu.its
                                # Linux + RTOS / Bare-metal MCU Firmware
Packaging Configuration File
      │ ├─ mcu.bin
         - mcu.elf
      parameter.txt
                               # Partition Table Configuration File
       — mkimage.sh
                                # MCU Firmware Packaging Script
      L_ src
         hal_conf.h
                                # RK HAL Configuration File
          — main.c
                                # Bare-metal System Example
         L test demo.c
                                # Bare-metal System Module and Feature
Example
- test
                                 # Bare-metal System Module Test Files
 - tools
                                 # Bare-metal System Toolset
```

Related Sections:

Chapter 3 Compilation Configuration

Chapter 4 Resource Allocation

Chapter 5 Boot Solutions

Chapter 6 Communication Solutions

2.5 RTOS Directory

The rtos directory contains the source code of the RTOS system. The AMP SDK provides the open-source RT-Thread.

RT-Thread is a mature and stable open-source RTOS independently developed in China, with the largest installed base in the country. The RT-Thread platform is a technical platform that integrates a real-time operating system kernel, middleware components, and an open-source developer community. You can visit the RT-Thread Documentation Center to view the online technical documentation.

The RT-Thread provided in Rockchip's multi-core heterogeneous system is adapted based on RK HAL. The RK HAL files are located in bsp/rockchip/common/hal/lib. The RTOS Device Driver files are in bsp/rockchip/common/drivers.

The support status for each chip platform is as follows:

Chip Name	AP RTT 3.1-32	AP RTT 4.1-32	MCU RTT 3.1	MCU RTT 4.1
RK3588	✓	✓	√	✓
RK3576		√		✓
RK3568	√		√	
RK3562		√	√	✓
RK3358	√		N/A	N/A
RK3308	√	√	N/A	N/A

Taking RK3562 as an example, the main files of RT-Thread V4.1 include:

```
# Common application files
 applications
 - bsp/rockchip
                                      # Board Support Package
   - common
                                      # Common modules and functionality
related files
   drivers
                                      # RTOS Device Driver files
       - fwmgr
                                      # Firmware management related files
       - hal
                                      # RK HAL files
     L__ test
                                      # Module and functionality test files
     - rk3562-32
                                      # RK3562 AP 32-bit
                                      # Application files
       - applications
       - board
                                      # Board configuration files
       - driver
                                      # Driver files
       - Image
                                      # Packaged RTOS / Bare-metal firmware
           - amp.img
           - amp.its
                                     # RTOS + Bare-metal firmware packaging
configuration file
       amp linux.its
                                     # Linux + RTOS / Bare-metal firmware
packaging configuration file
           - rttx.bin
           rttx.elf
           parameter.txt
                                      # Partition table configuration file
           └── smp.its
                                      # RTOS SMP firmware packaging
configuration file
       - test
                                      # Test files
         build.sh
                                      # AP compilation script
```

```
- gcc_arm.ld.S
                                        # AP linking script
          - hal_conf.h
                                        # RK HAL configuration file

    Kconfig

         - mkimage.sh
                                        # AP firmware packaging script
        - rtconfig.h
        - rtconfig.py
          - SConscript
          - SConstruct
                                        # RK3562 MCU
      - rk3562-mcu
        - applications
                                        # Application files
                                        # Board configuration files
        - board
         -- driver
                                        # Driver files
          - Image
                                       # Packaged RTOS system firmware
            \longrightarrow amp.img
            - amp_mcu.its
                                        # Linux + RTOS / Bare-metal MCU firmware
packaging configuration file
            - mcu.bin
           └─ mcu.elf
        gcc_arm.ld.S
                                        # MCU linking script
      - hal_conf.h
                                        # RK HAL configuration file
        - Kconfig
        - mkimage.sh
                                        # MCU firmware packaging script
        - rtconfig.h
        rtconfig.py
          - SConscript
        L- SConstruct
    L tools
                                        # Toolset
 — components
  - examples

    include

 - libcpu
- src
- third_party
  - tools
```

Related Sections:

Chapter 3 Compilation Configuration

Chapter 4 Resource Allocation

Chapter 5 Boot Scheme

Chapter 6 Communication Scheme

2.6 U-Boot Directory

The u-boot directory contains the source code for U-Boot. The AMP SDK requires the addition of rkamp.config to enable the following configurations:

```
CONFIG_AMP=y
CONFIG_ROCKCHIP_AMP=y
```

Taking the RK3562 as an example, the main files related to the AMP SDK include:

```
arch/arm/mach-rockchip/rk3562/rk3562.c  # Chip initialization file drivers/cpu/rockchip_amp.c  # AMP startup solution include/configs/rk3562_common.h  # Common chip configuration file
```

Related Sections:

Chapter 3 Compilation Configuration

Chapter 5 Startup Solution

2.7 rkbin Directory

The rkbin directory contains the binary files used by the AMP SDK, which should be used in conjunction with the u-boot directory.

Taking the RK3562 as an example, the main files related to the AMP SDK include:

```
bin/rk35/rk3562_bl31_xxx.elf  # Universal bl31 file
bin/rk35/rk3562_bl31_cpu3_xxx.elf  # bl31 file for the pre-level running on
CPU3

RKTRUST/RK3562TRUST.ini  # Universal configuration file
RKTRUST/RK3562TRUST_CPU3.ini  # Configuration file for the pre-level
running on CPU3
```

Related Sections:

Chapter 3 Compilation Configuration

Chapter 5 Boot Solutions

3. Chapter 3 Compilation Configuration

3.1 Configuration File

Before compiling the AMPAK SDK, please select and modify the relevant configuration files first.

3.1.1 Unified Compilation Configuration File

AMP SDK Compilation Configuration: Primarily informs the compilation script about the project locations for RTOS and Bare-metal, as well as the specific configurations of the accompanying projects. The default configuration for AMP SDK is located at

<AMP_SDK>/device/rockchip/.chip/rockchip_xxx_defconfig, with the following configurations:

```
RK AMP=y
                                                   # Support for AMP RTOS / Bare-
metal
RK AMP ARCH="arm"
                                                   # 32-bit for RTOS / Bare-metal
                                                   # Use "arm64" for 64-bit
RK AMP HAL TARGET="rk3562"
                                                   # Project directory name
corresponding to AP Bare-metal
RK AMP RTT TARGET="rk3562-32"
                                                   # Project directory name
corresponding to AP RTOS
RK AMP MCU HAL TARGET="rk3562-mcu"
                                                   # Project directory name
corresponding to MCU Bare-metal
RK AMP MCU RTT TARGET="rk3562-mcu"
                                                   # Project directory name
corresponding to MCU RTOS
                                                   # Auxiliary configuration file
RK AMP CFG is not set
RK AMP FIT ITS="amp linux.its"
                                                   # Configuration file for AMP
firmware packaging
RK UBOOT CFG FRAGMENTS="rk-amp"
                                                   # Adding AMP U-Boot config
configuration file
RK_UBOOT_TRUST_INI is not set
                                                   # Configuration file required
when using a special rkbin
RK PARAMETER="parameter.txt"
                                                   # Partition table configuration
```

It is recommended to use the make menuconfig method for configuring the AMP SDK, as this method can automatically organize the dependency relationships between compilation macros, preventing the generation of invalid compilation configurations.

```
--- AMP (Asymmetric Multi-Processing System)
arch (arm) --->
(rk3562) HAL target
(${RK_CHIP_FAMILY}-32) RT-Thread target
(${RK_CHIP_FAMILY}-mcu) MCU HAL target
(${RK_CHIP_FAMILY}-mcu) MCU RT-Thread target
() config file
(amp.its) FIT ITS file
```

3.1.2 AMP Firmware Packaging Configuration File

AMP firmware packaging utilizes the standard FIT format, which is natively supported and highly recommended by U-Boot. By modifying the ITS configuration file, it is possible to support a variety of configurations for each AMP processor core that runs an RTOS or Bare-metal. Taking RK3562 as an example, RK3562 comes with three default AMP configuration schemes:

- amp linux.its: A hybrid deployment scheme of Linux with RTOS/Bare-metal.
- amp.its: A hybrid deployment scheme of RTOS with Bare-metal.
- amp_mcu.its: A hybrid deployment scheme of Linux with MCU RTOS/Bare-metal.

3.1.2.1 amp_linux.its

Hybrid Deployment Scheme of Linux + RTOS / Bare-metal. The following example demonstrates CPU3 of RK3562 running RTOS independently, while the other processor cores run Linux SMP.

```
/dts-v1/;
/ {
   description = "FIT source file for Rockchip AMP";
   #address-cells = <1>;
   images {
       # amp3 node configures CPU3, other processor cores are similar.
       amp3 {
          description = "rtt-core3";  # Firmware description
information
          data = /incbin/("rtt3.bin"); # Specifies the location of the
firmware to be packaged (with path)
                                      # AP is set to firmware
          type = "firmware";
          compression = "none";
                                           # Keep the default none
          arch = "arm";
                                           # Specifies the processor
architecture
         cpu = <0x3>;
                                            # Specifies the processor's
hardware ID
         thumb
                                            # Specifies the processor's
                     = <0>:
instruction set
         hyp = <0>;
                                            # Specifies whether the
processor runs Hypervisor
         load = <0x01800000>;
                                            # Specifies the firmware load
and run address
         compile {
                                            # Compile-time configuration,
automatically cleared after compilation
              size = \langle 0x008000000\rangle; # Operating memory size
              sys
                     = "rtt";
                                           # RTOS (rtt) or Bare-metal (hal)
              core = "ap";
                                            # Processor core type: ap or mcu
              rtt_config = "board/rk3562_evb1_lp4x/amp_defconfig"
           };
          udelay = <10000>;
                                            # Delay to start the next
processor core
          hash {
             algo = "sha256";
                                  # Specifies the algorithm for
firmware integrity verification
         };
       };
   };
                                                 # Compile-time shared
memory configuration, automatically cleared after compilation
       shm_base = <0x07800000>; # Shared memory start address shm_size = <0x00400000>; # Shared memory size
       rpmsg base = <0x07c00000>; # RPMsg shared memory start
address
      rpmsg_size = <0x00500000>;
                                            # RPMsg shared memory size
   } ;
   configurations {
       default = "conf";
       conf {
```

```
description = "Rockchip AMP images";
            rollback-index = <0x0>;
            loadables = "amp3";
                                                    # Specifies the firmware to be
loaded, as well as the loading and startup order
            signature {
               algo = "sha256, rsa2048";
                padding = "pss";
                key-name-hint = "dev";
                sign-images = "loadables";
            };
            /* - run linux on cpu0
             * - it is brought up by amp(that run on U-Boot)
             \star - it is boot entry depends on U-Boot
             */
            linux {
                                                    # Supports Linux hybrid
deployment
                description = "linux-os";
                arch = "arm64";
                cpu
                            = <0x000>;
                thumb
                            = <0>;
                            = <0>;
                hyp
                udelay = <0>;
                # If the AMP firmware load location conflicts with the Linux
Kernel load location, adjustments are needed
                load = <0x2000000>;  # Linux Kernel load location
load_c = <0x4880000>;  # Compressed Linux Kernel load
location
            };
       } ;
   };
};
```

3.1.2.2 AMPAK Integration Technology Solutions

RTOS + Bare-metal Hybrid Deployment Scheme. The following example demonstrates CPU1 of RK3562 running RTOS independently, with the remaining processor cores running three independent Bare-metal instances.

```
/dts-v1/;
/ {
   description = "FIT source file for Rockchip AMPAK";
   #address-cells = <1>;
   images {
       amp0 {
          description = "Bare-metal-core0";
          data = /incbin/("rtt0.bin");
          type = "firmware";
          compression = "none";
          arch = "arm";
                     = <0x0>;
          cpu
          thumb
                    = <0>;
                    = <0>;
          hyp
                    = <0x02000000>;
          load
          udelay
                    = <10000>;
          compile {
```

```
size = <0x008000000>;
     sys = "hal";
   };
   hash {
      algo = "sha256";
};
amp1 {
   description = "RTOS-core1";
   data = /incbin/("rtt1.bin");
   type = "firmware";
   compression = "none";
   arch = "arm";
             = <0x1>;
   cpu
   thumb
             = <0>;
             = <0>;
   load
             = <0 \times 008000000>;
   udelay = <10000>;
   compile {
     size = <0x008000000>;
     sys = "rtt";
   };
   hash {
   algo = "sha256";
   } ;
} ;
   description = "Bare-metal-core2";
   data = /incbin/("rtt2.bin");
             = "firmware";
   type
   compression = "none";
   arch = "arm";
             = <0x2>;
   cpu
             = <0>;
   thumb
   hyp
             = <0>;
             = <0 \times 010000000>;
   udelay = <10000>;
   compile {
    size = <0x008000000>;
     sys = "hal";
   };
   hash {
    algo = "sha256";
   };
};
amp3 {
   description = "Bare-metal-core3";
   data = /incbin/("rtt3.bin");
            = "firmware";
   type
   compression = "none";
   arch = "arm";
   cpu
            = <0>;
   thumb
   hyp
load
             = <0>;
             = <0 \times 018000000>;
   udelay
            = <10000>;
   compile {
    size = <0x008000000>;
```

```
sys = "hal";
            };
            hash {
              algo = "sha256";
            };
        };
    }
    share {
        shm_base = <0x07800000>; \\ shm_size = <0x00400000>;
    configurations {
        default = "conf";
        conf {
            description = "Rockchip AMPAK images";
            rollback-index = <0x0>;
            loadables = "amp0", "amp1", "amp2", "amp3";
            signature {
               algo = "sha256,rsa2048";
                padding = "pss";
                key-name-hint = "dev";
                sign-images = "loadables";
            };
        } ;
    };
};
```

3.1.2.3 amp mcu.its

Linux + MCU RTOS / Bare-metal Hybrid Deployment Scheme. The following example demonstrates the RK3562 AP running Linux SMP, with the MCU running independently in Bare-metal AMP.

```
/dts-v1/;
/ {
   description = "Rockchip AMP FIT Image";
   #address-cells = <1>;
   images {
       mcu {
          description = "mcu";
           data = /incbin/("./rtt.bin");
type
                      = "standalone";  # MCU is set to standalone
           compression = "none";
           arch = "arm";
           load
                      = \langle 0 \times 082000000 \rangle;
           udelay = <1000000>;
           compile {
              size
                      = <0x00800000>;
              sys
                      = "hal";
              core = "mcu";
                                              # Processor core type: ap or
mcu
           } ;
           hash {
```

```
algo = "sha256";
             } ;
         };
    };
    share {
        shm_base = <0x07800000>;
shm_size = <0x00400000>;
        rpmsg_base = <0x07c00000>;
rpmsg_size = <0x00500000>;
    };
    configurations {
        default = "conf";
             description = "Rockchip AMP images";
             rollback-index = <0x0>;
             loadables = "mcu";
             signature {
                  algo = "sha256, rsa2048";
                  padding = "pss";
                  key-name-hint = "dev";
                  sign-images = "loadables";
             };
         };
    };
};
```

Attention: When using the Rockchip multi-core heterogeneous system, it is necessary to plan the running memory and shared memory reasonably to avoid conflicts.

Related sections:

Chapter 4 Resource Allocation

3.1.3 Auxiliary Configuration File

Some SoC platforms require the additional use of the auxiliary configuration file located at /device/rockchip/.chip/\$RK_AMP_CFG">kmp_sdk>/device/rockchip/.chip/\$RK_AMP_CFG. Parameters within the auxiliary configuration file are directly exported to the environment variables to assist in the compilation process.

For instance, on the RK3308, to utilize the shared LOG feature, the following configurations need to be added:

```
## Chapter 3: RTT Configuration
## Chapter 3: Shared Memory Configuration
RTT_SHLOG0_SIZE=0x00001000
RTT_SHLOG1_SIZE=0x00001000
RTT_SHLOG2_SIZE=0x00001000
RTT_SHLOG3_SIZE=0x00001000

## Chapter 3: HAL Configuration
## Chapter 3: Shared Memory Configuration, same as RTT
SHLOG0_SIZE=$RTT_SHLOG0_SIZE
SHLOG1_SIZE=$RTT_SHLOG1_SIZE
SHLOG2_SIZE=$RTT_SHLOG2_SIZE
SHLOG3_SIZE=$RTT_SHLOG3_SIZE
SHLOG3_SIZE=$RTT_SHLOG3_SIZE
```

3.1.4 Partition Table Configuration File

During the development process, it is necessary to adjust the partition table configuration according to the actual storage medium capacity and the size of the AMP firmware.

Manually modify the partition table configuration file parameter.txt. The partition table configuration file is located at: /device/rockchip/.chip/\$RK_PARAMETER">kmm_sdk=kmm_

```
CMDLINE:
mtdparts=:0x00002000@0x00004000(uboot),0x00002000@0x00006000(misc),0x00020000@0x0
0008000(boot),0x00001000@0x00028000(amp),0x00040000@0x00029000(recovery),0x000100
00@0x00069000(backup),0x01c00000@0x00079000(rootfs),0x00040000@0x01c79000(oem),-
@0x01cb9000(userdata:grow)
```

Use the script to insert the new amp partition:

```
./build.sh list-parts
_____
       Partition table
_____
      uboot at 0x00004000 size=0x00002000(4M)
1:
       misc at 0x00006000 size=0x00002000(4M)
2:
       boot at 0x00008000 size=0x00020000(64M)
    recovery at 0x00028000 size=0x00040000(128M)
4:
     backup at 0x00068000 size=0x00010000(32M)
5:
     rootfs at 0x00078000 size=0x01c00000(14G)
6:
       oem at 0x01c78000 size=0x00040000(128M)
7:
    userdata at 0x01cb8000 size=-(grow)
./build.sh insert-part:4:amp:2M
./build.sh list-parts
_____
       Partition table
_____
      uboot at 0x00004000 size=0x00002000(4M)
1:
       misc at 0x00006000 size=0x00002000(4M)
2:
3:
       boot at 0x00008000 size=0x00020000(64M)
       amp at 0x00028000 size=0x00001000(2M)
4:
    recovery at 0x00029000 size=0x00040000(128M)
```

```
6: backup at 0x00069000 size=0x00010000(32M)
7: rootfs at 0x00079000 size=0x01c00000(14G)
8: oem at 0x01c79000 size=0x00040000(128M)
9: userdata at 0x01cb9000 size=-(grow)
```

3.2 Compilation Command

3.2.1 Unified Compilation Command

The unified compilation command for the AMP SDK is as follows, supporting one-click compilation and packaging, among other features:

```
./build.sh chip  # Select the SoC platform

./build.sh lunch  # Select the default configuration file

./build.sh  # One-click compilation and packaging

./build.sh uboot  # Compile U-Boot separately

./build.sh kernel  # Compile the Linux Kernel separately

./build.sh amp  # Compile RTOS / Bare-metal separately

./build.sh cleanall  # Clean all

./build.sh help  # Get help
```

./build.sh amp reads the AMP firmware packaging configuration file and automatically completes the compilation and packaging of amp.img.

3.2.2 Individual Compilation Command

Individual compilation commands for various components can be obtained from the build_info.txt within the base firmware that comes with the AMP SDK.

3.2.2.1 Linux Kernel Compilation Command

When the Linux Kernel is compiled as a standalone component, taking the RK3562 AP as an example, the reference command is as follows:

```
cd <AMP_SDK>/kernel
export ARCH=arm64  # Specify the architecture of the
processor
export CROSS_COMPILE="path to compiler"  # Specify the cross-compilation
toolchain
## Chapter 3 for example:
export CROSS_COMPILE=../prebuilts/gcc/linux-x86/aarch64/gcc-arm-10.3-2021.07-
x86_64-aarch64-none-linux-gnu/bin/aarch64-none-linux-gnu-

make rockchip_linux_defconfig  # Specify the compilation
configuration
make rk3562-evb1-lp4x-v10-linux-amp.img -j8  # Compile the specified dts board-
level configuration
```

3.2.2.2 RT-Thread Compilation Command

When compiling RT-Thread as an independent component, taking the RK3562 AP as an example, the reference command is as follows:

```
cd <AMP_SDK>/rtos/bsp/rockchip/rk3562-32/
./build.sh <cpu_id 0~3 or all>
./mkimage.sh

scons -j8
scons -c
```

3.2.2.3 RK HAL Compilation Command

When compiling the RK HAL as a standalone component, taking the RK3562 AP as an example, the reference command is as follows:

```
cd <AMP_SDK>/hal/project/rk3562/GCC
./build.sh <cpu_id 0~3 or all>
cd ..
./mkimage.sh

make -j8
make clean
```

3.2.2.4 U-Boot Compilation Command

When compiling U-Boot as a standalone component, taking RK3562 as an example, the reference command is as follows:

```
cd <AMP_SDK>/u-boot/
make rk3562_defconfig rk-amp.config
./make.sh
```

If a special rkbin is required, such as an rkbin that runs on CPU3, the reference command is as follows:

```
cd <AMP_SDK>/u-boot/
make rk3562_defconfig rk-amp.config
./make.sh ../rkbin/RKTRUST/RK3562TRUST_CPU3.ini
```

Related Sections:

Chapter 5 Boot Solutions

4. Chapter 4: Resource Allocation

4.1 System Architecture

4.1.1 AP + AP System Architecture

In the Rockchip multi-core heterogeneous system, the AP + AP system architecture is divided into two types: Linux + RTOS / Bare-metal and RTOS + Bare-metal. In the Linux + RTOS / Bare-metal system architecture, the processor core running Linux acts as the master core. The processor core running RTOS / Bare-metal acts as the remote core. In the RTOS + Bare-metal system architecture, the first processor core to boot acts as the master core. Other processor cores act as remote cores. The master core is responsible for the division and management of shared resources in the entire multi-core heterogeneous system and runs the master station service program.




图 4-1-1 Linux + RTOS / Bare-metal 系统架构




图 4-1-2 RTOS + Bare-metal 系统架构

4.1.2 AP + MCU System Architecture

In Rockchip's multi-core heterogeneous system, the AP + MCU system architecture is Linux + MCU RTOS / Bare-metal. The AP processor core running Linux serves as the master core. The MCU processor core running RTOS / Bare-metal serves as the remote core. The master core is responsible for the division and management of shared resources in the entire multi-core heterogeneous system and runs the master station service program.




图 4-1-3 Linux + MCU RTOS / Bare-metal 系统架构

4.2 Linux Kernel Resource Configuration

4.2.1 Linux Kernel Configuration File

4.2.1.1 DTS-Related Files

The resource configuration of the Linux Kernel is located in the DTS files. The DTS file for Rockchip's multi-core heterogeneous system is named <code>rkxxxx-evbxxxxx-amp.dts</code>, and it includes <code>rkxxxx-amp.dtsi</code>, for example:

```
arch/arm64/boot/dts/rockchip/rk3562-amp.dtsi
arch/arm64/boot/dts/rockchip/rk3562-evb1-lp4x-v10-linux-amp.dts
```

rk3562-amp.dtsi is used by the Linux Kernel to centrally manage the shared resources of the multi-core heterogeneous system.

```
/ {
        rockchip_amp: rockchip-amp {
                compatible = "rockchip,amp";
                /* Clock resources used by AMP */
                clocks = <&cru FCLK BUS CMO CORE>, <&cru CLK BUS CMO RTC>,
                        <&cru PCLK_MAILBOX>, <&cru PCLK_INTC>,
                        <&cru SCLK_UART7>, <&cru PCLK_UART7>,
                        <&cru PCLK TIMER>, <&cru CLK TIMER4>, <&cru CLK TIMER5>;
                /* Pin resources used by AMP */
                pinctrl-names = "default";
                pinctrl-0 = <&uart7m1 xfer>;
                /* Interrupt resources used by AMP */
                amp-cpu-aff-maskbits = /bits/ 64 < 0x0 0x1 0x1 0x2 0x2 0x4 0x3
0x8>;
                amp-irqs = /bits/ 64 <GIC AMP IRQ CFG ROUTE(147, 0xd0,</pre>
CPU_GET_AFFINITY(3, 0))>;
                status = "okay";
        };
};
```

4.2.1.2 AMP Driver Related Files

AMP Driver related files: <AMP SDK>/kernel/drivers/soc/rockchip/rockchip amp.c

```
// ...
// Centralized management of AMP's interrupt resources, called by the GIC driver
static void amp_gic_get_irqs_config(struct device_node *np, struct amp_gic_ctrl_s
*amp_ctrl)
{
    // ....
}
```

```
static int rockchip_amp_probe(struct platform_device *pdev)
   // ...
   // Centralized management of AMP's clock resources
   rkamp dev->num clks = devm clk bulk get all(&pdev->dev, &rkamp dev->clks);
    // Centralized management of AMP's power supply resources
    rkamp dev->num pds =
        of count phandle with args(pdev->dev.of node, "power-domains",
                                   "#power-domain-cells");
    // Centralized management of AMP's core resources, lifecycle management of
the core, such as open, close, restart, etc.
    cpus node = of get child by name(pdev->dev.of node, "amp-cpus");
    // ...
}
// Pin resources, processed by the pinctrl driver before calling
rockchip amp probe.
static const struct of device id rockchip amp match[] = {
    { .compatible = "rockchip,amp" }, // Corresponding to the properties in the
DTS file
   // ...
};
```

4.2.2 Linux Kernel Memory Resources

4.2.2.1 Runtime Memory Configuration

DRAM is the system's private runtime memory. The Linux Kernel defaults to using all DDR resources as DRAM. Therefore, in multi-core heterogeneous systems, it is necessary to reserve the positions of other systems' DRAM on the Linux Kernel DTS.

Taking the RK3562 as an example:

```
/ {
   reserved-memory {
       /* rk3588-amp.dtsi */
       /* mcu address */
       mcu reserved: mcu@8200000 {
           reg = <0x0 0x8200000 0x0 0x100000>;
           no-map;
        };
        /* rk3588-evb1-lp4-v10-linux-amp.dts */
        /* ap address */
        amp reserved: amp@800000 {
           reg = <0x0 0x01800000 0x0 0x00800000>;
           no-map;
        };
   } ;
};
```

4.2.2.2 Share Memory Configuration

Share Memory serves as a space for information exchange between multiple systems. The Linux Kernel, by default, utilizes all DDR resources as DRAM. Therefore, in a multi-core heterogeneous system, it is necessary to reserve Share Memory within the Linux Kernel DTS.

The reservation configuration operation is consistent with the <u>Linux Kernel DRAM Configuration</u>, as long as the names are different.

Taking RK3562 as an example:

```
/ {
    reserved-memory {
        /* rk3588-amp.dtsi */
        rpmsg_reserved: rpmsg@7c00000 {
            reg = <0x0 0x07c00000 0x0 0x400000>;
            no-map;
        };
    };
};
```

4.2.3 Peripheral Resources of the Linux Kernel

The Linux Kernel, by default, defines all chip resources within the Device Tree Source (DTS). Therefore, when AMP needs to utilize peripheral resources outside of the Linux Kernel, it is necessary to disable the corresponding modules in the DTS, allowing resources to be allocated to other systems within AMP.

The following example demonstrates the transfer of I2C1 resources from the Linux Kernel to the RTOS in the RK3562 EVB1:

First, locate the definition of I2C1 in the rk3562.dtsi file.

```
i2c1: i2c@ffa00000 {
                                                                       /* Module
name */
        compatible = "rockchip,rk3562-i2c", "rockchip,rk3399-i2c";
        reg = <0x0 0xffa00000 0x0 0x1000>;
        clocks = <&cru CLK I2C1>, <&cru PCLK I2C1>;
                                                                      /* Clock
references */
        clock-names = "i2c", "pclk";
        interrupts = <GIC SPI 13 IRQ TYPE LEVEL HIGH>;
                                                                      /* Interrupt
reference */
        pinctrl-names = "default";
        pinctrl-0 = < \&i2c1m0 xfer>;
                                                                       /* Pin
reference */
        #address-cells = <1>;
        #size-cells = <0>;
       status = "disabled";
};
```

From the DTS, the resource configuration for I2C1 reveals the following requirements:

- Interrupt resources
- Pin resources
- · Clock resources

First, disable the I2C1 resources in the DTS:

```
&i2c1 {
    status = "disabled";
};
```

4.2.3.1 Interrupt Configuration

Add the interrupt resource of I2C1 to the amp-irqs node of rockchip-amp:

Note: The module interrupt number and the amp-irqs referenced interrupt number differ by a fixed offset of 32.

4.2.3.2 Pin Configuration

Add the I2C1 pin resources to the rockchip-amp node:

```
/ {
    rockchip_amp: rockchip-amp {
        compatible = "rockchip, amp";
        // ......
    /* Pin resources used by AMPAK */
        pinctrl-names = "default";
        pinctrl-0 = <&uart7m1_xfer>;
        pinctrl-0 = <&uart7m1_xfer>, <&i2c1m0_xfer>;
        // ......
};
```

Note: The module may have multiple sets of pin resources; select the set that is actually used for addition.

Add the interrupt resources of PWM1 to the rockchip-amp node:

4.3 RTOS Resource Configuration

4.3.1 RT-Thread Configuration File

Typically, in chip-level projects, several board-level configurations are preset. During project use, the CONFIG_RT_BOARD_NAME configuration is modified via the scons--menuconfig command to meet the need for a single project to adapt to multiple boards.

Therefore, the content of RT-Thread configuration includes:

- Common configuration part: Basic configuration of the chip, which is the essential code for the project and serves all board-level projects.
- Board-level configuration part: Board-level configuration, which configures related functions for a specific board, such as GPIO, UART, I2C, etc.
- Build command: The build command can realize system parameter passing during compilation, providing flexible compilation instructions. If there is a build.sh script, parameters can be directly defined in build.sh. Alternatively, after export specific build parameters, use the scons command to compile.

4.3.1.1 Board-Level Related Files

RT-Thread project resource configuration, including general configuration and board-level configuration.

General configuration files include:

```
## Chapter 4: General Configuration
<AMP_SDK>/rtos/bsp/rockchip/rk3562-32/board/common/board_base.c
<AMP_SDK>/rtos/bsp/rockchip/rk3562-32/board/common/iomux_base.c
```

General configuration defines the initialization order for hardware startup and the default hardware resources, while also providing a large number of RT_WEAK definitions for easy user replacement in board-level configuration.

Board-level configuration files include:

```
## Chapter 4: Board-Level Configuration
<AMP_SDK>/rtos/bsp/rockchip/rk3562-32/board/rk3562_evb1_lp4x/board.c
<AMP_SDK>/rtos/bsp/rockchip/rk3562-32/board/rk3562_evb1_lp4x/iomux.c
```

In board-level configuration, the necessary RT WEAK resources are redefined.

```
// <AMP_SDK>/rtos/bsp/rockchip/rk3562-32/board/rk3562_evb1_lp4x/iomux.c

void rt_hw_iomux_config(void)
{
    // ...
}
```

4.3.1.2 Compilation Related Files

RT-Thread utilizes the SCONS build system for compilation, which involves the following files:

```
cd <AMP_SDK>/rtos/bsp/rockchip/rk3562-32/

rk3562-32/rtconfig.h  # Configuration file used for compilation
rtconfig.py  # Compilation script determining the build
chain location, compilation command input parameters, etc.
SConscript  # SCONS linkage file
SConstruct  # SCONS linkage file
build.sh  # RT-Thread AP Core quick compilation script;
MCU Core does not have this script
```

The AP Core completes compilation using the ./build.sh script, while the MCU Core completes compilation with the make command.

4.3.2 RT-Thread Memory Resources

The memory allocation of RT-Thread is assigned by the compiled linker script files.

```
<amp_SDK>/rtos/bsp/Rockchip/rk3562-32/gcc_arm.ld.S
<amp_SDK>/rtos/bsp/Rockchip/rk3562-mcu/gcc_link.ld.S
```

4.3.2.1 AP Runtime Memory Configuration

```
/* cat <AMPAK SDK>/rtos/bsp/Rockchip/rk3562-32/gcc arm.ld.S */
MEMORY
{
   SRAM (rxw) : ORIGIN = 0xfe480000, LENGTH = 64K /* SYSTEM SRAM */
   DRAM (rxw) : ORIGIN = FIRMWARE_BASE, LENGTH = DRAM_SIZE /* DRAM */
   SHMEM (rxw) : ORIGIN = SHMEM BASE, LENGTH = SHMEM SIZE /* shared memory
for all cpu */
   LINUX RPMSG (rxw) : ORIGIN = LINUX RPMSG BASE, LENGTH = LINUX RPMSG SIZE
## Chapter 4 cat <AMPAK SDK>/rtos/bsp/Rockchip/rk3562-32/rtconfig.py
## Chapter 4 Perform variable conversion, connecting the build.sh script and
gcc arm.ld.S file
CFLAGS += ' -DFIRMWARE BASE={a} -DDRAM SIZE={b} -DSHMEM BASE={c} -DSHMEM SIZE={d}
-DLINUX RPMSG BASE={e} -DLINUX RPMSG SIZE={f}'.format(a=PRMEM BASE, b=PRMEM SIZE,
c=SHMEM BASE, d=SHMEM SIZE, e=LINUX RPMSG BASE, f=LINUX RPMSG SIZE)
## Chapter 4 cat <AMPAK SDK>/rtos/bsp/Rockchip/rk3562-32/build.sh
export RTT_PRMEM_BASE=$(eval echo \$CPU$1_MEM_BASE) /* DRAM start
position */
export RTT PRMEM SIZE=$(eval echo \$CPU$1 MEM SIZE)
                                                            /* DRAM size */
export RTT SHMEM BASE=0x07800000
                                                             /* shared memory
start position */
export RTT SHMEM SIZE=0x00400000
                                                             /* shared memory
size */
export LINUX RPMSG BASE=0x07c00000
                                                             /* rpmsg start
position */
export LINUX RPMSG SIZE=0x00500000
                                                             /* rpmsg size */
```

The memory configuration for the RT-Thread AP Core is located in the <code>gcc_arm.ld.S</code> file. For the convenience of compilation configuration, some parameters are converted through <code>rtconfig.py</code> to the <code>build.sh</code> script, facilitating compilation modifications.

The address information configured in the AP Core corresponds to the actual physical address information of the DDR.

DRAM can be configured through parameters in the build.sh script:

The different variable names are converted through rtconfig.py.

4.3.2.2 AP Shared Memory Configuration

Using shared memory LINUX_RPMSG as an example, the following content needs to be defined in gcc_arm.ld.S:

```
MEMORY {
    LINUX_RPMSG (rxw) : ORIGIN = LINUX_RPMSG_BASE, LENGTH = LINUX_RPMSG_SIZE
}

.linux_share_rpmsg (NOLOAD):
{
    PROVIDE(__linux_share_rpmsg_start__ = .);
    . += LINUX_RPMSG_SIZE;
    PROVIDE(__linux_share_rpmsg_end__ = .);
} > LINUX_RPMSG
```

The physical address pointer of LINUX RPMSG can be directly obtained in the code:

```
/* <AMP_SDK>/rtos/bsp/rockchip/rk3562-32/board/common/rpmsg_base.h */

/* RPMSG share memory information */
extern uint32_t __share_rpmsg_start__[];
extern uint32_t __share_rpmsg_end__[];
#define RPMSG_MEM_BASE ((uint32_t)&__share_rpmsg_start__)
#define RPMSG_MEM_END ((uint32_t)&__share_rpmsg_end__)
```

4.3.2.3 MCU Runtime Memory Configuration

The memory configuration of the RT-Thread MCU Core is jointly completed by $\verb|gcc_link.ld.s|$ and $\verb|amp.its|$.

The difference between the MCU Core and the AP Core is that the startup location of the MCU Core is the 0 address of the MCU Core itself. Therefore, there is a fixed offset between the addresses seen by the MCU Core and the actual physical addresses.

The example shown above sets the RT-Thread MCU DRAM at the physical address [0x08200000] with a capacity of 512K.

4.3.2.4 MCU Shared Memory Configuration

As an example of adding shared memory to the RK3562 RT-Thread MCU with LINUX_RPMSG, the following content needs to be defined in gcc_arm.ld.S:

```
/* cat <AMP_SDK>/rtos/bsp/rockchip/rk3562-mcu/gcc_link.ld.S */

MEMORY {
    // ...
    LINUX_RPMSG (rxw) : ORIGIN = 0x00100000, LENGTH = 0x00500000
}

//...
.linux_share_rpmsg (NOLOAD):
{
    PROVIDE(__linux_share_rpmsg_start__ = .);
```

In the above example, the physical address of LINUX_RPMSG should be $0 \times 08300000 = 0 \times 082000000 + 0 \times 001000000$. The capacity size is 0×0005000000 bytes (5M bytes).

In the code, the information of LINUX_RPMSG can also be obtained. It should be noted that in the MCU, all address information is offset by its own load address.

Zain: lsf: Is RISC-V consistent?

4.3.3 RT-Thread Peripheral Resources

Using the addition of I2C1 resource in RK3562 as an example, this section explains how to add a peripheral module in RT-Thread.

4.3.3.1 AP Interrupt Configuration

Zain: lsf: Add a section on interrupt redirection.

If you are using the MCU core, please skip this section. The MCU uses an independent NVIC controller and does not require this configuration.

Declare the need to respond to the I2C1 interrupt in the <code>irgsConfig</code>.

4.3.3.2 MCU Interrupt Configuration

Interrupts directly connected to the MCU use the NVIC interface, while others require the INTMUX interface.

```
<AMP SDK>/hal/project/rk3562/src/test_demo.c
// NVIC Interface Example
/****************
         SOFTIRQ_TEST
#ifdef SOFTIRQ TEST
static void soft_isr(void)
  printf("softirq_test: enter isr\n");
static void softirq test (void)
  printf("softirq_test start\n");
  HAL_NVIC_SetIRQHandler(RSVD0_MCU_IRQn, soft_isr);
  HAL NVIC EnableIRQ(RSVD0 MCU IRQn);
  HAL DelayMs(4000);
  HAL_NVIC_SetPendingIRQ(RSVD0_MCU_IRQn);
}
#endif
// INTMUX Interface Example
           GPIO_TEST
/*
/****************
#ifdef GPIO TEST
  //....
static void gpio test(void)
  //....
```

```
/* Test GPIO interrupt */
HAL_GPIO_SetPinDirection(GPIO1, GPIO_PIN_B7, GPIO_IN);
HAL_INTMUX_SetIRQHandler(GPIO1_IRQn, gpio1_isr, NULL);
HAL_IRQ_HANDLER_SetGpioIRQHandler(GPIO_BANK1, GPIO_PIN_B7, b7_call_back,
NULL);
HAL_INTMUX_EnableIRQ(GPIO1_IRQn);
HAL_GPIO_SetIntType(GPIO1, GPIO_PIN_B7, GPIO_INT_TYPE_EDGE_BOTH);
HAL_GPIO_EnableIRQ(GPIO1, GPIO_PIN_B7);
printf("test_gpio interrupt ready\n");
}
#endif
```

4.3.3.3 Pin Configuration

Initialize the I2C1 pin configuration in rt_hw_iomux_config.

4.3.3.4 Clock Configuration

The RT-Thread comes with an integrated CRU module, eliminating the need for additional clock enable configuration.

From this point, you can utilize the I2C interface of RT-Thread to operate on I2C1.

4.4 Bare-metal Resource Configuration

4.4.1 RK HAL Configuration File

4.4.1.1 Board-Level Related Files

All RK HAL resources are directly defined in main.c, and users can configure the allocation method on their own.

4.4.1.2 Compilation of Related Files

RT-Thread is compiled using SCONS, and the files involved in the compilation include:

AP Core uses the ./build.sh to complete the compilation, while MCU Core uses the make command to complete the compilation.

4.4.2 RK_HAL Memory Resources

Memory allocation in HAL is assigned by the linker script during compilation.

```
<AMP_SDK>/hal/project/rk3562/GCC/gcc_arm.ld.S
<AMP_SDK>/hal/project/rk3562-mcu/GCC/gcc_bus_m0.ld
```

4.4.2.1 AP Runtime Memory Configuration

```
/* cat <AMPAK SDK>/hal/project/rk3562/GCC/gcc arm.ld.S */
MEMORY
   SRAM (rxw) : ORIGIN = SRAM_BASE, LENGTH = SRAM_SIZE
                                                          /* SYSTEM
SRAM */
   DRAM (rxw): ORIGIN = FIRMWARE BASE, LENGTH = DRAM SIZE /* DRAM */
   SHMEM (rxw) : ORIGIN = SHMEM BASE, LENGTH = SHMEM SIZE /* shared memory
for all cpu */
   LINUX RPMSG (rxw) : ORIGIN = LINUX RPMSG BASE, LENGTH = LINUX RPMSG SIZE
## Chapter 4 cat
<AMPAK SDK>/hal/lib/CMSIS/Device/RK3562/Source/Templates/mmu rk3562.c
## Chapter 4 Perform memory mapping, connect the build.sh script with the
gcc arm.ld.S file
#if defined(NC_MEM_BASE) && defined(NC_MEM_SIZE)
   MMU TTSection (MMUTable, FIRMWARE BASE, (DRAM SIZE - NC MEM SIZE) >> 20,
Sect Normal);
   MMU TTSection(MMUTable, NC MEM BASE, NC MEM SIZE >> 20, Sect Normal NC);
   MMU_TTSection(MMUTable, FIRMWARE_BASE, DRAM SIZE >> 20, Sect Normal);
   MMU TTSection (MMUTable, SHMEM BASE, SHMEM SIZE >> 20, Sect Normal SH);
// MMU TTSection(MMUTable, SHMEM BASE, SHMEM SIZE >> 20, Sect Normal NC SH);
#ifdef LINUX RPMSG BASE
   MMU TTSection (MMUTable, LINUX RPMSG BASE, LINUX RPMSG SIZE >> 20,
Sect_Normal_NC_SH);
#endif
```

```
## Chapter 4 cat <AMPAK_SDK>/hal/project/rk3562/GCC/build.sh
export FIRMWARE CPU BASE=$(eval echo \$CPU$1 MEM BASE)
                                                                  /* DRAM start
position */
export DRAM SIZE=$(eval echo \$CPU$1 MEM SIZE)
                                                                  /* DRAM
capacity size */
export SHMEM BASE=0x07800000
                                                                  /* shared
memory start position*/
export SHMEM SIZE=0x00400000
                                                               /* shared memory
capacity size */
export LINUX RPMSG BASE=0x07c00000
                                                               /* rpmsg start
position */
export LINUX RPMSG SIZE=0x00500000
                                                               /* rpmsg capacity
size */
```

The memory configuration of the HAL AP Core is located in <code>gcc_arm.ld.S</code>. For the convenience of compilation configuration, some parameters are transformed into <code>build.sh</code> through mmu_rk3562.c, facilitating compilation modifications.

The address information configured in the AP Core corresponds to the actual physical address information of the DDR.

DRAM can be configured through parameters in build.sh:

The different variable names are transformed in mmu_rk3562.c.

The variables correspond to the DRAM area in gcc_arm.ld.S:

```
DRAM (rxw) : ORIGIN = FIRMWARE_BASE, LENGTH = DRAM_SIZE /* DRAM */
```

4.4.2.2 AP Shared Memory Configuration

Using shared memory LINUX_RPMSG as an example, the following content needs to be defined in gcc_arm.ld.S:

```
MEMORY {
    LINUX_RPMSG (rxw) : ORIGIN = LINUX_RPMSG_BASE, LENGTH = LINUX_RPMSG_SIZE
}

.linux_share_rpmsg (NOLOAD):
{
    PROVIDE(__linux_share_rpmsg_start__ = .);
    . += LINUX_RPMSG_SIZE;
    PROVIDE(__linux_share_rpmsg_end__ = .);
} > LINUX_RPMSG
```

The physical address pointer of LINUX_RPMSG can be directly obtained in the code:

```
/* <AMP_SDK>/hal/project/rk3562/src/test_demo.c */
extern uint32_t __linux_share_rpmsg_start__[];
extern uint32_t __linux_share_rpmsg_end__[];

#define RPMSG_LINUX_MEM_BASE ((uint32_t)&__linux_share_rpmsg_start__)
#define RPMSG_LINUX_MEM_END ((uint32_t)&__linux_share_rpmsg_end__)
#define RPMSG_LINUX_MEM_SIZE (2UL * RL_VRING_OVERHEAD)
```

4.4.2.3 MCU Runtime Memory Configuration

The memory configuration of the RT-Thread MCU Core is jointly completed by gcc bus m0.ld and amp.its.

The difference between the MCU Core and the AP Core lies in the startup location of the MCU Core, which is the 0 address of the MCU Core itself. Therefore, there is a fixed offset between the addresses seen by the MCU Core and the actual physical addresses.

4.4.2.4 MCU Shared Memory Configuration

As an example of adding shared memory LINUX_RPMSG to the RK3562 HAL MCU, the following content needs to be defined in gcc_bus_m0.ld:

```
/* cat <AMP_SDK>/hal/project/rk3562-mcu/GCC/gcc_bus_m0.ld */

MEMORY {
    // ...
    LINUX_RPMSG (rxw) : ORIGIN = 0x00100000, LENGTH = 0x00500000
}

//...
.linux_share_rpmsg (NOLOAD):
{
    PROVIDE(__linux_share_rpmsg_start__ = .);
    . += LINUX_RPMSG_SIZE;
    PROVIDE(__linux_share_rpmsg_end__ = .);
```

In the above example, the physical address of LINUX_RPMSG should be $0 \times 08300000 = 0 \times 082000000 + 0 \times 001000000$. The size of the capacity is 0×005000000 bytes (5M bytes).

In the code, the information of LINUX_RPMSG can also be obtained. It should be noted that in the MCU, all address information is offset by the self-loading address.

4.4.3 RK HAL Peripheral Resources

4.4.3.1 AP Interrupt Configuration

All RK HAL resources are directly defined in main.c. Taking the addition of I2C1 resource on RK3562 as an example, this section explains how to add a peripheral module in RK HAL.

```
/* RK HAL bare CORE*/
static struct GIC_AMP_IRQ_INIT_CFG irqsConfig[] = {
   GIC AMP IRQ CFG ROUTE(I2C1 IRQn, 0xd0, CPU GET AFFINITY(3, 0)),
   GIC_AMP_IRQ_CFG_ROUTE(0, 0, CPU_GET_AFFINITY(1, 0)), /* sentinel */
};
static struct GIC IRQ AMP CTRL irqConfig = {
   .cpuAff = CPU GET AFFINITY(1, 0),
   .defPrio = 0xd0,
   .defRouteAff = CPU GET AFFINITY(1, 0),
   .irqsCfg = &irqsConfig[0],
};
/* -----*/
static void HAL IOMUX I2C1M0 Config(void)
   HAL PINCTRL SetIOMUX (GPIO BANKO,
                    GPIO PIN B3 | GPIO PIN B4,
                     PIN CONFIG MUX FUNC1);
void main (void)
  uint32 t freq;
   struct I2C HANDLE instance;
   /* HAL BASE Init */
   HAL Init();
```

```
/* BSP Init */
BSP_Init();
/* Interrupt Init */
HAL_GIC_Init(&irqConfig);

HAL_IOMUX_I2C1M0_Config();
freq = HAL_CRU_ClkGetFreq(g_i2c1dev.clkID);
HAL_I2C_Init(&instance, g_i2c1dev.pReg, freq, I2C_100K);
// i2c operations ...

while (1);
}
```

4.4.3.2 MCU Interrupt Configuration

All resources in RK HAL are directly defined in the main.c file. Taking the addition of the I2C1 resource in the RK3562 MCU as an example, this illustrates how to add a peripheral module in RK HAL.

```
/* -----*/
static void HAL_IOMUX_I2C1M0_Config(void)
   HAL PINCTRL SetIOMUX (GPIO BANKO,
                      GPIO_PIN_B3 | GPIO_PIN_B4,
                      PIN_CONFIG_MUX_FUNC1);
}
void main(void)
  uint32_t freq;
   struct I2C HANDLE instance;
   /* HAL BASE Init, MCU Core uses NVIC controller, HAL_Init completes NVIC
initialization */
  HAL Init();
  /* BSP Init */
  BSP Init();
  HAL IOMUX I2C1M0 Config();
   freq = HAL CRU ClkGetFreq(g i2cldev.clkID);
   HAL_I2C_Init(&instance, g_i2c1dev.pReg, freq, I2C_100K);
   // i2c operations ...
   while (1);
```

4.4.3.3 Pin Configuration

The I2C1 pin configuration is the same on the MCU and AP, and the required pin functions are configured using the HAL_PINCTRL_SetIOMUX function.

```
/* -----*/
static void HAL_IOMUX_I2C1M0_Config(void)
{
```

```
HAL_PINCTRL_SetIOMUX(GPIO_BANKO,

GPIO_PIN_B3 | GPIO_PIN_B4,

PIN_CONFIG_MUX_FUNC1);

void main(void)

{

//....

HAL_IOMUX_I2C1M0_Config();

//....
}
```

4.4.3.4 Clock Configuration

The I2C1 clock configuration is identical on the MCU and AP, using the HAL_CRU_ClkGetFreq and HAL_I2C_Init functions to obtain the clock frequency and initialize the I2C device.

```
void main(void)
{
    uint32_t freq;
    struct I2C_HANDLE instance;

    //....

HAL_CRU_ClkGetFreq(g_i2c1dev.clkID);
HAL_I2C_Init(&instance, g_i2c1dev.pReg, freq, I2C_100K);
    //....
}
```

5. Chapter 5: Startup Plan

5.1 Rockchip SoC Processor Architecture

In the Rockchip multi-core heterogeneous system, the Rockchip SoC processor architecture can be abstracted as shown in the figure below.

AP Cores (Application Processor), generally consist of ARM Cortex-A processor cores.

MCU Core (Micro Controller Unit), typically consist of ARM Cortex-M or RISC-V processor cores.




图 5-1-1 Rockchip SoC 处理器架构

5.2 Dual AP Boot Solution

Taking the RK3562 as an example, the RK3562 is a quad-core ARM Cortex-A53 processor, which we abstract into CPU0, CPU1, CPU2, and CPU3. When running Rockchip's multi-core heterogeneous system on RK3562, it supports various combinations of operation modes.

5.2.1 Linux + RTOS / Bare-metal

5.2.1.1 Example Firmware: Kernel + RT-Thread / HAL

When using the Kernel + RT-Thread / HAL boot scheme, the default RTOS runs on CPU3. At startup, the Bootloader operates on CPU0, first loading into U-Boot. In U-Boot, it reads and starts the AMP firmware running on CPU3. U-Boot continues to operate on CPU0, further loading and starting the Linux Kernel, which in turn starts up CPU1 and CPU2. The process flowchart is as follows:





图 5-1-2 kernel + rtt / hal

The packaging file for Kernel + RT-Thread / HAL, amp linux.its, is configured as follows:

```
/dts-v1/;
/ {
    description = "FIT source file for Rockchip AMP";
        #address-cells = <1>;
        images {
                amp3 {
                        description = "bare-metal-core3";
                                    = /incbin/("cpu3.bin");
                        data
                        type
                                    = "firmware";
                        compression = "none";
                                    = "arm";
                                                      # arm or arm64, default arm
                        arch
                                                      # CPU ID
                        cpu
                                     = <0x3>;
                                    = <0>;
                        thumb
                                    = <0>;
                        hyp
                                     = <0x01800000>;  # DRAM start address
                        load
                        # Compilation configuration, automatically cleared by the
compilation script after interpretation
                        compile {
                                            = <0x00800000>; # DRAM size
                                size
                                            = <0xfe480000>; # SRAM start address
                                srambase
                                sramsize
                                            = <0x00010000>; # SRAM size
                                             = "rtt"; # CPU operating system: HAL
                                sys
or RT-Thread
                                # RT-Thread compilation configuration file
                                rtt config = "board/rk3562 evb1 lp4x/defconfig"
                        };
                                     = <10000>; # CPU startup delay, delay time
                        udelay
when multiple CPUs start in sequence
                        hash {
                                algo = "sha256";
                        } ;
                };
                # An images section can contain multiple sub-nodes, and the SDK
will traverse all nodes under images, automatically compiling and packaging based
on node information
        };
```

```
# Shared memory information, compilation configuration, automatically
cleared by the compilation script after interpretation
        share {
                               = <0x07800000>; # Multi-core CPU shared SDRAM
                shm base
memory start address
                                = <0x00400000>; # Multi-core CPU shared SDRAM
                shm size
memory allocation size
                                = <0x07C00000>; # RPMSG shared memory start
               rpmsg_base
address
               rpmsg size
                                 = <0x00500000>; # RPMSG shared memory allocation
size
                # Primary system core ID, when multiple AMPs contain multiple
systems, this parameter sets the CPU ID of the primary system
                # In pure RTOS AMP, it defaults to "0x01"
                # When the AMP system includes Linux, the Linux cpu0 is
configured as the primary core by default
               primary = <0x0>;
        } ;
        configurations {
                default = "conf";
                conf {
                        description = "Rockchip AMP images";
                        rollback-index = <0x0>;
                        loadables = "amp3"; # Loadable images, only "amp3" in
this example
                        signature {
                                algo = "sha256, rsa2048";
                                padding = "pss";
                                key-name-hint = "dev";
                                sign-images = "loadables";
                        };
                        /* - Run Linux on CPU0
                         * - It is brought up by AMP (that runs on U-Boot)
                         * - Its boot entry depends on U-Boot
                         */
                        linux {
                                description = "linux-os";
                                           = "arm64";
                                arch
                                             = <0x000>;
                                cpu
                                thumb
                                           = <0>;
                                            = <0>;
                                hyp
                                udelay
                                             = <0>;
                                # If there is a conflict between the AMP system
and the Kernel loading position, adjust the Kernel loading position
                                load
                                            = <0x2000000>; # Kernel loading
position
                                load c
                                           = <0x4880000>; # Compressed Kernel
loading position
                       } ;
               };
        } ;
} ;
```

When using the Kernel + 3 * HAL booting scheme, the default Linux operates on CPU0. During startup, the Bootloader runs on CPU0, first loading into U-Boot. In U-Boot, the amp.img firmware is read, and the Baremetal firmware is loaded and the corresponding CPU1, CPU2, CPU3 cores are started in the order of loadables = "amp1", "amp2", "amp3"; U-Boot continues to run on CPU0, continuing to load and start the Linux Kernel. The process flowchart is as follows:



The Kernel + 3 * HAL / RT-Thread packaging file amp_linux.its configuration is as follows:

```
description = "FIT source file for Rockchip AMP";
#address-cells = <1>;
images {
    amp1 {
    # .....
   amp2 {
    # .....
    amp3 {
        description = "bare-metal-core3";
        data
                     = /incbin/("cpu3.bin");
                   = "firmware";
        type
        compression = "none";
        arch
                     = "arm";
                                       # arm or arm64, default arm
                     = <0x3>;
                                       # CPU ID
        cpu
        thumb
                     = <0>;
                     = <0>;
        hyp
                     = <0x01800000>; # DRAM start address
        \ensuremath{\sharp} Compilation configuration, automatically cleared by the compilation
script after interpretation
        compile {
                         = <0x008000000>; # DRAM size
                        = <0xfe480000>; # SRAM start address
                         = <0x00010000>; # SRAM size
            sramsize
                         = "hal"; \# CPU operating system: HAL or RT-Thread
```

```
# RT-Thread compilation configuration file
           rtt_config = "board/rk3562_evb1_lp4x/defconfig"
        };
                   = <10000>; # CPU startup delay, delay time when multiple
        udelay
CPUs start in sequence
       hash {
           algo = "sha256";
        };
   };
    # Multiple sub-nodes can be included under one images, the SDK will traverse
all nodes under images, and automatically compile and package based on node
information
};
# Shared memory information, compilation configuration, automatically cleared by
the compilation script after interpretation
share {
   shm base
                   = <0x07800000>; # Multi-core CPU shared SDRAM memory start
address
   shm size
                    = <0x00400000>; # Multi-core CPU shared SDRAM memory
allocation size
   rpmsg base
                   = <0x07C00000>; # RPMSG shared memory start address
                    = <0x00500000>; # RPMSG shared memory allocation size
   rpmsg_size
    # Main system core ID, when multiple AMPs contain multiple systems, this
parameter sets the main system's CPU ID
    # In pure RTOS AMP, the default is "0x01"
    # When the AMP system includes Linux, the Linux cpu0 is configured as the
main core by default
   primary = <0x0>;
};
configurations {
   default = "conf";
   conf {
       description = "Rockchip AMP images";
        rollback-index = <0x0>;
        # Image loading list: when there are multiple amp images,
        # such as: loadables = "amp0", "amp1", "amp2", "amp3"...
        # When CPU0 is the boot core, the actual loading order is: amp1-->amp2--
>amp3-->...->amp0
        # And so on, the boot core is occupied during the boot phase, and in AMP
it will be the last to start
        # Load the image, in this example there are "amp1", "amp2", "amp3"
        loadables = "amp1", "amp2", "amp3";
        signature {
           algo = "sha256, rsa2048";
           padding = "pss";
           key-name-hint = "dev";
           sign-images = "loadables";
        } ;
        /* - run linux on cpu0
         * - it is brought up by amp(that run on U-Boot)
         * - it is boot entry depends on U-Boot
         */
        linux {
           description = "linux-os";
```

```
= "arm64";
             arch
                           = <0 \times 0000>;
             cpu
             thumb
                          = < 0 >;
            hyp
                          = <0>;
             udelay
                          = <0>;
             # If the AMP system conflicts with the Kernel loading position,
adjust the Kernel loading position
                          = <0x2000000>; # Kernel loading position
             load
             load c
                          = <0x4880000>; # Compressed Kernel loading position
        };
    } ;
};
```

5.2.2 RTOS + Bare-metal

5.2.2.1 Example Firmware: HAL + HAL

When using the HAL + HAL boot scheme, the primary bootloader operates on CPU0, first loaded into U-Boot, reads the amp.img firmware, loads the cpu1.bin, cpu2.bin, cpu3.bin three Bare-metal firmwares, and starts the corresponding CPU1, CPU2, CPU3 cores. U-Boot continues to operate on CPU0, loading the remaining Bare-metal cpu0.bin firmware. The process flowchart is as follows:




图 5-1-4 hal + hal + hal + hal

The packaging file for HAL + HAL, amp_linux.its, is configured as follows:

```
description = "FIT source file for Rockchip AMP";
    #address-cells = <1>;

images {
        amp0 {
          # ......
        }


        amp1 {
             description = "Bare-metal core 3";
             data = /incbin/("cpul.bin");
             type = "firmware";
             compression = "none";
```

```
= "arm";
                                              # arm or arm64, default arm
                        arch
                                    = <0x1>;
                                                    # CPU ID
                        cpu
                       thumb
                                    = < 0 >;
                                    = <0>;
                       hyp
                                    = <0x008000000>; # DRAM start address
                        # Compilation configuration, automatically cleared by the
build script after compilation
                        compile {
                                           = <0x00800000>; # DRAM size
                               size
                                           = <0xfe480000>; # SRAM start address
                                sramsize = <0x00010000>; # SRAM size
                                            = "hal"; # CPU operating system: HAL
                               sys
or RT-Thread
                                # RT-Thread compilation configuration file
                               rtt_config = "board/rk3562_evb1_lp4x/defconfig"
                        };
                       udelay = <10000>; # CPU startup delay, delay time
when multiple CPUs start in sequence
                       hash {
                               algo = "sha256";
                        };
                }
               amp2 {
                # .....
                amp3 {
                # .....
                # Multiple sub-nodes can be included under one images, the SDK
will traverse all nodes under images, and automatically compile and package based
on node information
       }:
        # Shared memory information, compilation configuration, automatically
cleared by the build script after compilation
        share {
                               = <0x07800000>; # Multi-core CPU shared SDRAM
               shm base
memory start address
                                = <0x00400000>; # Multi-core CPU shared SDRAM
               shm size
memory allocation size
               rpmsg base
                                = <0x07C00000>; # RPMSG shared memory start
address
                                = <0x00500000>; # RPMSG shared memory allocation
               rpmsg size
size
                # Main system core ID, when multiple AMPs contain multiple
systems, this parameter sets the CPU ID of the main system
                # In pure RTOS AMP, it is default to "0x01"
                # When the AMP system includes Linux, the Linux cpu0 is
configured as the main core by default
               primary = <0x0>;
        };
        configurations {
               default = "conf";
                conf {
                       description = "Rockchip AMP images";
```

```
rollback-index = <0x0>;
                         # Image load list: when there are multiple amp images,
                         # For example: loadables = "amp0", "amp1", "amp2",
"amp3"...
                         # When CPUO is the boot core, the actual loading order
is: amp1-->amp2-->amp3-->...->amp0
                         # And so on, the boot core is occupied during the boot
phase, and in AMP it will be the last to start
                         # Load image, in this example there are "amp1", "amp2",
"amp3"
                        loadables = "amp0", "amp1", "amp2", "amp3";
                        signature {
                                algo = "sha256, rsa2048";
                                padding = "pss";
                                key-name-hint = "dev";
                                 sign-images = "loadables";
                        } ;
                } ;
        };
```

5.2.2.2 Example Firmware: RT-Thread + HAL

When using the RTOS + Bare-metal boot scheme, the previous bootloader runs on CPU0, first loads into U-Boot, reads the amp.img firmware, loads the cpu1.bin (RTOS firmware) and cpu2.bin, cpu3.bin 2 Bare-metal firmwares, and starts the corresponding CPU1, CPU2, CPU3 cores. U-Boot continues to run on CPU0, continues to load and start the Bare-metal firmware, i.e., cpu0.bin. The process flow chart is as follows:



The packaging file for RT-Thread + HAL, amp_linux.its, is configured as follows:

```
description = "FIT source file for Rockchip AMP";
#address-cells = <1>;

images {
    amp0 {
    # .....
}
```

```
amp1 {
               description = "Bare-metal core 3";
               data
                           = /incbin/("cpu1.bin");
                           = "firmware";
               type
               compression = "none";
                           = "arm";
                                           # arm or arm64, default arm
                           = <0x1>;
                                             # CPU ID
               cpu
                           = <0>;
               thumb
               hyp
                           = <0>;
                            = <0x00800000>; # DRAM start position
                # Compilation configuration, automatically cleared by the
compilation script after compilation and interpretation
               compile {
                                  = <0x00800000>; # DRAM size
                       size
                                  = <0xfe480000>; # SRAM start position
                       sramsize = <0x00010000>; # SRAM size
                                   = "rtt"; # CPU running system: HAL or RT-
                       sys
Thread
                       # RT-Thread compilation configuration file
                       rtt_config = "board/rk3562_evb1 lp4x/defconfig"
               };
                       = <10000>; # CPU startup delay, delay time when
               udelay
multiple CPUs start in sequence
               hash {
                       algo = "sha256";
               };
        }
       amp2 {
        # .....
        amp3 {
        # .....
        # An images section can contain multiple child nodes, and the SDK will
traverse all nodes under images, automatically compiling and packaging based on
node information
};
# Shared memory information, compilation configuration, automatically cleared by
the compilation script after compilation and interpretation
share {
                        = <0x07800000>; # Multi-core CPU shared SDRAM memory
        shm base
start address
                        = <0x00400000>; # Multi-core CPU shared SDRAM memory
       shm size
allocation size
        rpmsg base
                       = <0x07C00000>; # RPMSG shared memory start address
                       = <0x00500000>; # RPMSG shared memory allocation size
        rpmsg size
        # Main system core ID, when multiple AMPs contain multiple systems, this
parameter sets the CPU ID of the main system
        # In pure RTOS AMP, it is defaulted to "0x01"
        # When the AMP system includes Linux, the Linux cpu0 is defaulted to the
main core
       primary = <0x0>;
};
configurations {
```

```
default = "conf";
        conf {
                description = "Rockchip AMP images";
                rollback-index = <0x0>;
                # Image load list: When there are multiple amp images,
                # For example: loadables = "amp0", "amp1", "amp2", "amp3"...
                # When CPUO is the boot core, the actual loading order is: amp1--
>amp2-->amp3->...->amp0
                # And so on, the boot core is occupied during the boot phase and
will be the last to start in the AMP
                # Load image, this example includes "amp1", "amp2", "amp3"
                loadables = "amp0", "amp1", "amp2", "amp3";
                signature {
                        algo = "sha256, rsa2048";
                        padding = "pss";
                        key-name-hint = "dev";
                        sign-images = "loadables";
                };
        };
};
```

5.3 AP + MCU Boot Solution

5.3.1 Linux + MCU RTOS / Bare-metal

5.3.1.1 Example Firmware: Kernel + MCU RT-Thread / HAL

A boot scheme using Linux + 1 MCU is employed, where the Bootloader runs on CPU0 and first loads into U-Boot. Within U-Boot, it reads and starts the MCU running the AMP firmware. U-Boot continues to operate on CPU0, further loading and booting the Linux Kernel, which in turn starts up CPUs 1, 2, and 3. The flowchart is as follows:




图 5-1-6 kernel + mcu rtt / hal

The packaging file for Kernel + MCU RT-Thread / HAL, amp linux.its, is configured as follows:

```
/dts-v1/;
```

```
description = "Rockchip AMP FIT Image";
       #address-cells = <1>;
       images {
               mcu {
                      description = "mcu";
                      data = /incbin/("./mcu.bin"); // The firmware
compiled for the hal and rrt system is unified as mcu.bin
                      type
                                  = "standalone";
                                                     // must be
"standalone"
                      compression = "none";
                      arch = "arm";
                                                          // "arm64" or
"arm", the same as U-Boot state
                                  = <0x08200000>; // MCU program RAM start
                      load
address
                      udelay = <1000000>; // Boot delay time
                      hash {
                             algo = "sha256";
                      };
              } ;
       };
       configurations {
               default = "conf";
                      description = "Rockchip AMP images";
                      rollback-index = <0x0>;
                      # Load image, only "mcu" in this example
                      loadables = "mcu";
                      signature {
                              algo = "sha256,rsa2048";
                              padding = "pss";
                              key-name-hint = "dev";
                              sign-images = "loadables";
                       };
               };
       };
};
```

5.4 Boot Solutions for Different Storage Media

The SDK supports various boot solutions for storage media such as eMMC, Flash, SD cards, etc. This enables developers to better leverage the advantages of different storage devices and select the most suitable storage solution based on specific project requirements.

5.4.1 eMMC / Flash Boot

Rockchip solutions typically use eMMC / Flash as the primary boot device to initiate system startup. The system's boot loader and operating system kernel, among other firmware, are stored in the eMMC / Flash chip. The main process is as follows:

1. Power-on Boot:

- When the chip is powered on, it executes the internal boot ROM code of the device.
- The boot ROM is responsible for loading the bootloader into memory.

2. Bootloader:

- The bootloader is a special piece of code located in the boot partition of the eMMC / Flash storage device
- The bootloader is usually U-Boot or a customized bootloader provided by Rockchip.
- The bootloader is responsible for initializing the system hardware, loading the kernel and file system, and transferring control to the kernel.

3. Kernel Loading:

- The bootloader loads the Linux kernel image from the boot partition of the eMMC / Flash into memory.
- The bootloader can also load the device tree file (Device Tree Blob, DTB) and other necessary files.

4. Kernel Boot:

- The loaded kernel image is decompressed into memory and begins to execute.
- The kernel initializes the hardware, sets up interrupts, starts the scheduler, etc.
- The kernel configures and identifies hardware devices based on the information in the device tree file (DTB).
- During kernel boot, the root file system is mounted.

5. File System Mounting:

- The kernel mounts the root file system in the eMMC / Flash according to the instructions in the device tree file (DTB).
- The root file system can be of types such as ext4, FAT, etc.
- After the file system is mounted, the system can access files and directories in the file system.

6. User Space Initialization:

- Initialization scripts or system services are responsible for starting user space processes and services.
- User space processes and services can start applications, network services, etc., as needed.

For specific details and configurations, refer to the Storage section of the document "Rockchip_Developer_Guide_UBoot_Nextdev_CN.pdf".

5.5 Quick Start Guide

5.5.1 SD Card Boot

The SD card boot is facilitated by RK's tools, enabling direct booting from the SD card, which greatly facilitates users in updating the boot firmware without the need to re-flash the firmware to the device's internal storage. The specific implementation involves writing the firmware to the SD card and using the SD card as the primary storage. When the main controller boots from the SD card, both the firmware and temporary files are stored on the SD card, allowing normal operation regardless of the presence of local primary storage.

For details on the specific boot process and related details, please refer to the SD card boot section described in the documents "Rockchip_Developer_Guide_UBoot_Nextdev_CN.pdf" and "Rockchip_Developer_Guide_SD_Boot_CN.pdf".

5.6 Quick Boot Solution

The SDK supports a system quick boot solution. By leveraging a high-performance MCU built into the SoC, it assists the AP side in performing some simple thread operations during the boot phase, thereby enabling the rapid execution of operational tasks.

5.6.1 SPL Boot Scheme

The SPL scheme refers to the process of releasing and loading the MCU firmware in the SPL phase in advance, which reduces the time from power-on to the MCU firmware loading.

Taking the RK3562 as an example, the fastest time from power-on to the completion of the first control service by the MCU can reach 200mS.

The specific configuration for the SPL boot scheme is as follows:

To start in the SPL phase, you need to modify the RKTRUST/RK3562TRUST.ini under the rkbin repository to enable the MCU. The default firmware runs at 0x08200000.

```
MCU=bin/rk35/rk3562_mcu_v1.00.bin,0x08200000,okay
```

Under the uboot repository, compile using the following command:

```
./make.sh rk3562 --spl-new
```

The MCU firmware is packaged into the uboot.img, which is responsible for loading and releasing by the SPL.

5.6.2 Dual Storage Boot Scheme

The dual storage scheme refers to a setup that pairs NOR with eMMC, storing the MCU firmware in a small Flash memory and the AP firmware in the eMMC firmware. Due to the significantly shorter initialization time of Flash compared to eMMC upon power-up, the MCU firmware can be loaded more quickly.

For specific configuration of the dual storage scheme, please refer to the document "Rockchip_Developer_Guide_Dual_Storage_CN.pdf".

6. Chapter 6 Communication Scheme

6.1 Inter-Processor Interrupt Triggering

Rockchip's AMP communication scheme utilizes an interrupt plus shared memory approach. After the sender updates the data in the shared memory, it triggers an interrupt to notify the receiver to process it. Currently, three types of inter-processor interrupt triggering methods are provided, which are Mailbox interrupt triggering, software interrupt triggering, and SGI triggering. Additionally, Rockchip's multi-core heterogeneous systems typically also provide Hardware Spinlock for reliable atomic operations.

6.1.1 Mailbox Interrupt Trigger

Utilizing the RK Mailbox module for inter-core communication, it is possible to transmit a 32-bit Command register data and a 32-bit Data register data while triggering a Mailbox interrupt.

```
#ifdef PRIMARY CPU
// Master interrupt handler, the callback function will be invoked here
static void mbox master isr(int vector, void *param)
   HAL MBOX IrqHandler(vector, pMBox);
   HAL_GIC_EndOfInterrupt(vector);
// Callback within the Mailbox interrupt
static void mbox master cb(struct MBOX CMD DAT *msg, void *args)
   uint32_t cpu_id;
   struct MBOX CMD DAT rx msg = *msg;
   cpu_id = HAL_CPU_TOPOLOGY_GetCurrentCpuId();
   // Process the received 32-bit Command data and a 32-bit Data data
    printf("mbox master: receive cpu-%ld cmd=0x%lx data=0x%lx\n", cpu id,
rx_msg.CMD, rx_msg.DATA);
#else
// Remote interrupt handler, the callback function will be invoked here
static void mbox remote isr(int vector, void *param)
   HAL_MBOX_IrqHandler(vector, pMBox);
   HAL GIC EndOfInterrupt(vector);
static void mbox remote cb(struct MBOX CMD DAT *msg, void *args)
   uint32_t cpu_id;
   struct MBOX CMD DAT rx_msg = *msg;
   cpu id = HAL CPU TOPOLOGY GetCurrentCpuId();
    // Process the received 32-bit Command data and a 32-bit Data data
   printf("mbox remote: receive cpu-%ld cmd=0x%lx data=0x%lx\n", cpu id,
rx_msg.CMD, rx_msg.DATA);
#endif
#ifdef PRIMARY CPU
// Master side channel registration
static struct MBOX CLIENT mbox client2 m = { "mbox-cl2m", MBOX0 CH2 B2A IRQn,
mbox master cb, (void *)MBOX CH 2 };
static void mbox_master_test(void)
   struct MBOX CLIENT *mbox cl2m;
   struct MBOX CMD DAT tx msg;
   uint32 t cpu id;
   int ret = 0;
   cpu id = HAL CPU TOPOLOGY GetCurrentCpuId();
```

```
mbox cl2m = &mbox client2 m;
   tx_msg.CMD = cpu_id & 0xFU;
   tx msg.DATA = 0x12345678;
   /\star master core uses MBOX A2B and remote core uses MBOX B2A \star/
   HAL MBOX Init (pMBox, MBOX A2B);
   ret = HAL_MBOX_RegisterClient(pMBox, MBOX_CH_2, mbox_cl2m);
   if (ret) {
        printf("mbox_cl2m register failed, ret=%d\n", ret);
   HAL IRQ HANDLER SetIRQHandler (MBOXO CH2 B2A IRQn, mbox master isr, NULL);
   HAL GIC Enable (MBOX0 CH2 B2A IRQn);
   HAL DelayMs(4000);
   printf("mbox master: send cmd=0x%lx data=0x%lx\n", tx_msg.CMD, tx_msg.DATA);
    // Send data, 32-bit Command data and a 32-bit Data data
   HAL_MBOX_SendMsg(pMBox, MBOX_CH_2, &tx_msg);
#endif
#ifdef CPU2
// Remote side channel registration
static struct MBOX CLIENT mbox client2 r = { "mbox-cl2r", MBOX0 CH2 A2B IRQn,
mbox_remote_cb, (void *)MBOX_CH 2 );
static void mbox remote test(void)
   struct MBOX CLIENT *mbox cl2r;
   struct MBOX CMD DAT tx msg;
   uint32 t cpu id;
   int ret = 0;
   cpu id = HAL CPU TOPOLOGY GetCurrentCpuId();
   mbox_cl2r = &mbox_client2_r;
   tx msg.CMD = cpu id & 0xFU;
   tx msg.DATA = 0x98765432;
   /\ast master core uses MBOX A2B and remote core uses MBOX B2A \ast/
   HAL MBOX Init(pMBox, MBOX B2A);
    ret = HAL MBOX RegisterClient(pMBox, MBOX CH 2, mbox cl2r);
    if (ret) {
       printf("mbox cl2r register failed, ret=%d\n", ret);
   HAL IRQ HANDLER SetIRQHandler (MBOXO CH2 A2B IRQn, mbox remote isr, NULL);
   HAL GIC Enable (MBOX0 CH2 A2B IRQn);
   HAL DelayMs(2000);
   printf("mbox remote: send cmd=0x%lx data=0x%lx\n", tx msg.CMD, tx msg.DATA);
   // Send data, 32-bit Command data and a 32-bit Data data
   HAL MBOX SendMsg(pMBox, MBOX CH 2, &tx msg);
#endif
```

6.1.2 Software Interrupt Trigger

Using the GIC SPI interrupt, which is the reserved IRQ in shared peripheral interrupts, by actively sending a pending trigger.

```
static void soft_isr(int vector, void *param)
{
    printf("soft_isr, vector = %d\n", vector);
    HAL_GIC_EndOfInterrupt(vector);
}

static void softirq_test(void)
{
    HAL_IRQ_HANDLER_SetIRQHandler(RSVDO_IRQn, soft_isr, NULL);
    HAL_GIC_Enable(RSVDO_IRQn);
    // Trigger the software interrupt
    HAL_GIC_SetPending(RSVDO_IRQn);
}
```

6.1.3 SGI Triggering

Utilizing the GIC SGI, which stands for Software Generated Interrupt. Since the Linux SMP system occupies 8 non-secure SGI interrupt numbers, and the other 8 secure SGI interrupt numbers require a special application. Therefore, the method of SGI triggering is commonly used for synchronization among multiple slave cores.

```
#define IPI CPU0
                              0x01
#define IPI CPU1
                             0x02
#define IPI CPU2
                             0x04
#define IPI_CPU3
                              0x08
#define IPI TO TARGETLIST
#define IPI TO ALL EXCEPT SELF 1
static void ipi_sgi_isr(int vector, void *param)
   uint32 t cpu id;
   cpu_id = HAL_CPU_TOPOLOGY_GetCurrentCpuId();
   if (cpu id == 2) {
       HAL_DelayMs(1000);
   } else if (cpu id == 3) {
       HAL DelayMs(2000);
   printf("ipi sgi: cpu id=%ld vector = %d\n", cpu id, vector);
   HAL GIC EndOfInterrupt(vector);
static void ipi sgi test (void)
   uint32_t cpu_id;
   cpu_id = HAL_CPU_TOPOLOGY_GetCurrentCpuId();
   HAL IRQ HANDLER SetIRQHandler(IPI SGI7, ipi sgi isr, NULL);
   HAL GIC Enable(IPI SGI7);
   if (cpu_id == 1) {
       printf("ipi sgi: cpu id=%ld test start\n", cpu id);
       HAL DelayMs(2000);
       // Trigger CPU0 SGI7 interrupt
       HAL GIC SendSGI(IPI SGI7, 0, IPI TO ALL EXCEPT SELF);
       HAL DelayMs(4000);
```

```
HAL_GIC_SendSGI(IPI_SGI7, IPI_CPU3, IPI_TO_TARGETLIST);
HAL_DelayMs(4000);
HAL_GIC_SendSGI(IPI_SGI7, IPI_CPU3 | IPI_CPU2, IPI_TO_TARGETLIST);
HAL_DelayMs(4000);
HAL_GIC_SendSGI(IPI_SGI7, IPI_CPU3 | IPI_CPU2 | IPI_CPU0,
IPI_TO_TARGETLIST);
}
```

6.2 Low-Level Interface Solution

Rockchip's multi-core heterogeneous system provides open inter-core interrupt + Shared Memory low-level driver interfaces to customers. Customers who are already using multi-core heterogeneous systems can directly replace the corresponding low-level driver interfaces to complete platform porting work.

The RK AMP currently supports inter-core interrupt triggers through Mailbox and software interrupts, with shared memory Linux only supporting uncache, and the rest defaulting to cacheable.

For the Mailbox interrupt method under Linux, refer to the code at the following path:

```
drivers/rpmsg/rockchip_rpmsg_mbox.c
```

For the software interrupt method under Linux, refer to the code at the following path:

```
drivers/rpmsg/rockchip rpmsg softirq.c
```

For RPMsg-Lite under Bare-metal, refer to the code at the following path:

```
hal/middleware/rpmsg-lite/lib/rpmsg_lite/porting/platform/RKXX/rpmsg_platform.c
```

For RPMsg-Lite under RTOS, refer to the code at the following path:

```
rtos/rockchip/common/drivers/rpmsg-
lite/lib/rpmsg lite/porting/platform/RKXX/rpmsg platform.c
```


6.3 RPMsg Protocol Solution

6.3.1 Standard Framework

Rockchip provides a standard framework solution for RPMsg protocol in multi-core heterogeneous systems, with Linux Kernel adapted to RPMsg and RTOS and Bare-metal adapted to RPMsg-Lite. It defines the standard binary interface used for communication between cores in an AMP system.

RPMsg is a message passing mechanism implemented on VirtIo, which is a general architecture for implementing virtualized IO, similar to virtual network cards and virtual disks that use this technology. In VirtIo, it is based on VirtIo-Ring and achieves data transmission/reception through shared memory, where vring is unidirectional, with one vring dedicated to sending data to the Remote Core and another vring for receiving data from the Remote Core.

Thus, from an overall framework perspective, RPMsg is composed of inter-core interrupts between the Master Core and the Remote Core, as well as three segments of Shared Memory: vring0, vring1, and vdev buffer.




6.3.2 Communication Process

In RPMsg, the master and remote cores communicate through interrupts and shared memory. Memory management is the responsibility of the master core. There are two buffers, USED and AVAIL, for each communication direction. These buffers can be divided into segments according to the RPMsg message format, and these memory blocks can be linked to form a ring.




Thus, when the master core (Master Core) and the remote core (Remote Core) communicate:

- 1. When the Master Core sends, it takes a buffer from vring0(USED), and then fills the message according to the RPMsg protocol.
- 2. The processed memory buffer is linked to vring1(AVAIL).
- 3. An interrupt is triggered to notify the Remote Core that there is data to be processed.




Similarly, when the remote core needs to communicate with the master core:

- 1. The remote core takes a buffer from vring1(AVAIL) according to the queue, and then fills the message according to the RPMsg protocol.
- 2. The processed memory buffer is linked to vring0(USED).
- 3. An interrupt is triggered to notify the Master Core that there is data to be processed.



After the message is transmitted, the used buffer is released and waits for the next data to be sent. When the remote core sends, the process is the opposite of the master core's sending process. Shared data during the communication process is placed in the vdev buffer.


The maximum data length of each RPMsg transmission depends on the payload length, which is 512 Bytes by default in the SDK. Since RPMsg also has a 16 Bytes data header, the maximum data volume that can be transferred at one time is 496 Bytes. For more details, refer to drivers/rpmsg/virtio_rpmsg_bus.c.



6.3.3 RPMsg Adaptation

6.3.3.1 Linux Kernel Adaptation to RPMsg

The main code structure of Linux Kernel RPMsg is as follows:



kernel/drivers/rpmsg/rockchip_rpmsg_mbox.c is a driver registered on the Platform Bus, and also registers a device to the VirtIO Bus. It implements the physical layer (Physical Layer) based on the mailbox inter-core interrupt plus Shared Memory underlying driver interface.

kernel/drivers/rpmsg/rockchip_rpmsg_softirq.c is also a driver registered on the Platform Bus, and also registers a device to the VirtIO Bus. It implements the physical layer (Physical Layer) based on the softirq inter-core interrupt plus Shared Memory underlying driver interface.

kernel/drivers/rpmsg/virtio_rpmsg_bus.c is a driver registered on the VirtIO Bus, and also registers a device to the RPMsg Bus. VirtIO and Virtqueue are the MAC layer (MAC Layer) chosen for the general RPMsg protocol.

kernel/drivers/rpmsg/rpmsg_core.c creates the RPMsg Bus and provides the transport layer (Transport Layer) interface.

kernel/drivers/rpmsg/rockchip_rpmsg_test.c provides a simple example of creating an inter-core communication channel and data transmission and reception.

RPMsg TTY Support

The Linux kernel also supports mounting RPMsg as a TTY device, with the same principle and software structure as the aforementioned Linux. The Linux end of RPMsg generally acts as the Master, and when connecting with the Remote, it is necessary to create a terminal (endpoint). A channel allows the creation of multiple terminals, and different terminals are created by the server name (service name) sent by the local server name (local service name) on the Linux (Master) end, which means that when the local server name on Linux (Master) matches the server name sent by the remote Remote, two terminals that can communicate with each other are created at both ends of the channel.

As shown in kernel/drivers/rpmsg/rockchip_rpmsg_test.c:

In kernel/drivers/rpmsg/rockchip_rpmsg_test.c, the above several server names (service names) are declared, and after the Remote end is linked, a link can be created by sending the corresponding server name, and the probe function is called when the name matches.

The principle of RPMsg TTY is also the same. After the configuration is enabled, the Remote end sends a matching server name, the Linux RPMsg calls the probe function after receiving the matching name, and at the same time, registers RPMsg as a TTY device. After the registration is successful, the /dev/ttyRPMSG node can be found.

The TTY creation example is as follows:

After the Remote end creates the terminal, it sends the "rpmsg-tty" server name using rpmsg ns announce:


```
ept = rpmsg_lite_create_ept(instance, RPMSG_HAL_REMOTE_TEST3_EPT, remote_ept_cb,
info);
rpmsg_ns_announce(instance, ept, "rpmsg-tty", RL_NS_CREATE);
```

kernel/drivers/tty/rpmsg tty.c

6.3.3.2 RPMsg-Lite Adaptation

RPMsg-Lite is a third-party open-source solution, structurally similar to Linux RPMsg.


The main code structure of RPMsg-Lite is as follows:



The implementation of RPMsg-Lite can be divided into three components, two of which are optional. The core component is located in rpmsg_lite.c. The two optional components are used to implement the receive blocking API (in rpmsg_queue.c) and the Name Service endpoint, which is used to create and declare endpoint nodes (in rpmsg_ns.c).

The actual memory access is implemented in virtqueue.c, which primarily defines data structures for managing shared memory usage, such as vring or virtqueue.

The porting part consists of two layers: environment and platform. The environment will be implemented separately for each environment, such as the bare-metal environment in rpmsg_env_bm.c, and the RT-Thread environment in rpmsg_env_rt_thread.c. Of course, developers can also refer to this part of the code to implement support for a specific RTOS. The platform is implemented in rpmsg_platform.c, mainly for interrupt configuration and triggering, as introduced above, different interrupts (MailBox or soft interrupts) can be used at this stage. If there are cache or shared memory address offsets, specific operations also need to be performed in the platform. RPMsg-Lite can refer to:



6.3.3.3 MCU RPMsg-Lite Adaptation

MCUs also utilize RPMsg-Lite, and it is important to note that due to the memory mapping of MCUs, if you wish to change the address of the shared memory, you will need to reconfigure both uboot and rpmsg_platform.c. Currently, the shared memory of RPMsg is all under unCache, so there is no need to refresh the Cache to ensure the consistency of memory data. For platforms with MCUs, you only need to pay attention to the mapping of the shared memory address, which is typically initialized in Uboot.

The starting address of the MCU's RAM is passed by ITS and has an offset from the actual physical address, so the shared memory address seen by the MCU and the actual physical address also have an offset. It is recommended to place the address of the shared memory after the MCU for ease of subsequent operations.

Taking RK3562 as an example, the register description can refer to the TRM document. The current SDK shared address configuration is at 0x07C00000, with a size of 0x500000. The MCU RAM starting address is passed to Uboot by ITS and configured as 0x7b00000. Therefore, in u-boot/arch/arm/mach-rockchip/rk3562/rk3562.c:

```
int fit standalone release(char *id, uintptr t entry point)
    /* bus m0 configuration: */
    /* open hclk_dcache / hclk_icache / clk_bus m0 rtc / fclk_bus_m0_core */
    writel(0x03180000, TOP CRU BASE + TOP CRU GATE CON23);
    /* open bus m0 sclk / bus m0 hclk / bus m0 dclk */
    writel(0x00070000, TOP CRU BASE + TOP CRU CMO GATEMASK);
     * mcu cache peripheral addr
     * The uncache area ranges from 0x7c00000 to 0xffb400000
     * and contains rpmsg shared memory
     */
    /* Here, 0x07c00000 to 0xffb40000 is set as uncache to ensure that shared
memory is in uncache */
    writel(0x07c00000, SYS GRF BASE + SYS GRF SOC CON5);
    writel(0xffb40000, SYS GRF BASE + SYS GRF SOC CON6);
    /* Configure the starting address of the MCU RAM */
    sip smc mcu config(ROCKCHIP SIP CONFIG BUSMCU 0 ID,
```

In the MCU's amp.its:

```
/*
* Copyright (C) 2023 Rockchip Electronics Co., Ltd
* SPDX-License-Identifier: GPL-2.0
/dts-v1/;
/ {
   description = "Rockchip AMP FIT Image";
   #address-cells = <1>;
   images {
           description = "mcu";
           data = /incbin/("./mcu.bin");
                      = "standalone"; // must be "standalone"
           type
           compression = "none";
                                      // "arm64" or "arm", the same as U-Boot
                       = "arm";
state
                      = <0x07b00000>; //MCU RAM starting address
           load
                      = <1000000>;
           udelay
           hash {
              algo = "sha256";
           };
       } ;
   } ;
   configurations {
       default = "conf";
       conf {
           description = "Rockchip AMP images";
           rollback-index = <0x0>;
           loadables = "mcu";
           signature {
              algo = "sha256, rsa2048";
               padding = "pss";
               key-name-hint = "dev";
               sign-images = "loadables";
           } ;
       };
   };
};
```

In the gcc_bus_m0.ld configuration, you can see that the address of the shared memory is an offset address:

```
/* SPDX-License-Identifier: BSD-3-Clause */
/*

* Copyright (c) 2023 Rockchip Electronics Co., Ltd.

*/

MEMORY
{
    # RAM starting address, actual physical address 0x07b000000
    RAM(rxw) : ORIGIN = 0x00000000, LENGTH = 0x100000

    # RPMsg shared memory address, actual physical address 0x07c000000
    LINUX_RPMSG (rxw) : ORIGIN = 0x00100000, LENGTH = 0x005000000
}
```

At the same time, memory management is the responsibility of the Master, with the MCU acting as the Remote end. The buffer address obtained from the vring is the actual physical address, so an offset processing is required when sending/receiving, refer to rpmsg_platform.c

```
#ifdef HAL_MCU_CORE
/* MCU offset address */
#ifdef HAL CACHE DECODED ADDR BASE
#define RL PHY MCU OFFSET HAL CACHE DECODED ADDR BASE
#else
#define RL_PHY_MCU_OFFSET (0U)
#endif
#endif
/**
* platform patova
* Dummy implementation
 */
void *platform patova(uint32 t addr)
#ifdef HAL_MCU_CORE
  addr -= RL_PHY_MCU_OFFSET;
#endif
   return ((void *)(char *)addr);
```

6.4 RPMsg Compilation Configuration

6.4.1 Kernel + RT-Thread

Kernel Configuration:

```
## Chapter 6: Enable MailBox Support
CONFIG_MAILBOX=y
CONFIG_ROCKCHIP_MBOX=y
## Chapter 6: MailBox Interrupt Trigger
CONFIG_RPMSG_ROCKCHIP_MBOX=y
CONFIG_RPMSG_VIRTIO=y
```

Enable TTY Support:

```
CONFIG_RPMSG_TTY=Y
```

RT-Thread Configuration:

Run scons --menuconfig

```
## Chapter 6: Enable RPMsg-Lite Support
CONFIG_RT_USING_RPMSG_LITE=y
## Chapter 6: Enable Linux+RTT RPMsg
CONFIG_RT_USING_LINUX_RPMSG=y
```

6.4.2 Kernel + HAL

Kernel Configuration:

```
## Chapter 6: Enabling MailBox Support
CONFIG_MAILBOX=y
CONFIG_ROCKCHIP_MBOX=y
## Chapter 6: MailBox Interrupt Trigger
CONFIG_RPMSG_ROCKCHIP_MBOX=y
CONFIG_RPMSG_VIRTIO=y
```

HAL Configuration:

The HAL module defaults to enabling support for RPMSG, and you can refer to the **RPMsg Test Example** section to start using the HAL test demo.

```
// Enable in test_demo.c
#define RPMSG_LINUX_TEST
```

6.4.3 RT-Thread + HAL

RT-Thread Configuration:

Execute scons --menuconfig

```
## Chapter 6: Enable RPMsg-Lite Support
CONFIG_RT_USING_RPMSG_LITE=y
```

6.5 RPMsg Testing Example

6.5.1 Kernel + RT-Thread

The Kernel RPMSG inter-processor communication framework utilizes the VirtIO solution for its underlying adaptation. The primary code paths are as follows:

```
kernel/drivers/rpmsg/rpmsg_core.c
kernel/drivers/rpmsg/virtio_rpmsg_bus.c
kernel/drivers/rpmsg/rockchip_rpmsg_softirq.c
kernel/include/linux/rpmsg/rockchip_rpmsg.h
```

6.5.1.1 Shared Memory

Taking the SDK-provided demo as an example, 5M of shared memory is allocated for RPMSG, where 4M is designated for VRING BUFFER and 1M for VDEV BUFFER. Currently, shared memory only supports unCache.

Kernel Path: SDK/kernel/arch/arm64/boot/dts/rockchip/rkxxxx-amp.dtsi

```
reserved-memory {
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   /* remote amp core address */
   amp reserved: amp@2e00000 {
       reg = <0x0 0x2e00000 0x0 0x1200000>;
        no-map;
   } ;
   rpmsg reserved: rpmsg@7c00000 {
        reg = <0x0 0x07c00000 0x0 0x400000>;
       no-map;
    } ;
   rpmsg dma reserved: rpmsg-dma@8000000 {
        compatible = "shared-dma-pool";
        reg = <0x0 0x08000000 0x0 0x100000>;
        no-map;
    };
};
```

RTT Path: SDK/rtos/bsp/rockchip/rk3308-32/board/common/board_base.c

```
1.MMU is mapped as unCache

{LINUX_SHMEM_BASE, LINUX_SHMEM_BASE + LINUX_SHMEM_SIZE - 1, LINUX_SHMEM_BASE, UNCACHED_MEM},
```

6.5.1.2.1 Kernel Demo

Modify the configuration file in the Kernel project at kernel/arch/arm64/configs/xxxx defconfig.

```
CONFIG_RPMSG_ROCKCHIP_TEST
```

Or configure via the menuconfig interface:

Kernel Demo Path: kernel/drivers/rpmsg/rockchip_rpmsg_test.c

```
1. Main Demo Process
static struct rpmsg_driver rockchip_rpmsg_test = {
   .drv.name = KBUILD_MODNAME,
    .drv.owner = THIS_MODULE,
   .id table = rockchip rpmsg test id table,
    .probe = rockchip_rpmsg_test_probe,
    .callback = rockchip_rpmsg_test_cb,
    .remove = rockchip_rpmsg_test_remove,
};
2. rockchip rpmsg test id table
/* Wait for the announcement of a new ept name from the master core; if it
matches the name in the following list, enter the probe function */
static struct rpmsg_device_id rockchip_rpmsg_test_id_table[] = {
   { .name = "rpmsg-ap3-ch0" },
    { .name = "rpmsg-mcu0-test" },
    { /* sentinel */ },
};
3. rockchip rpmsg test probe
static int rockchip rpmsg test probe(struct rpmsg device *rp)
   int ret, size;
   uint32 t master ept id, remote ept id;
   struct instance data *idata;
   master ept id = rp->src;
   remote ept id = rp->dst;
   dev info(&rp->dev, "new channel: 0x%x -> 0x%x!\n", master ept id,
            remote_ept_id);
```

```
/* The probe sends a message to the remote to let it know the master ept id
   ret = rpmsg send(rp->ept, LINUX TEST MSG 1, strlen(LINUX TEST MSG 1));
   if (ret) {
       dev_err(&rp->dev, "rpmsg_send failed: %d\n", ret);
       return ret;
    }
    /* Run the test */
   ret = rpmsg_sendto(rp->ept, LINUX_TEST_MSG_2, strlen(LINUX_TEST_MSG_2),
                     remote ept id);
    if (ret) {
       dev_err(&rp->dev, "rpmsg_send failed: %d\n", ret);
       return ret;
   return 0;
}
4. rockchip rpmsg test cb
static int rockchip rpmsg test cb(struct rpmsg device *rp, void *payload,
                                 int payload_len, void *priv, u32 src)
   int ret, size;
   uint32 t remote ept id;
   struct instance data *idata = dev get drvdata(&rp->dev);
   /* After the master sends a message to the remote, the remote will also send
a message back */
   remote ept id = src;
   dev_info(&rp->dev, "rx msg %s rx_count %d(remote_ept_id: 0x%x)\n",
            (char *)payload, ++idata->rx_count, remote_ept_id);
   /* Test to send and receive 10000 messages and then exit */
   if (idata->rx count >= MSG LIMIT) {
       dev info(&rp->dev, "Rockchip rpmsg test exit!\n");
       return 0;
    }
    /\!\!^* After receiving data, send another message to the remote ^*/\!\!
   ret = rpmsg sendto(rp->ept, LINUX TEST MSG 2, strlen(LINUX TEST MSG 2),
                       remote ept id);
       dev_err(&rp->dev, "rpmsg_send failed: %d\n", ret);
   return ret;
```

Detailed Interface Function Description:

Function	Description	
rpmsg_send()	Send a message to the remote processor	
rpmsg_sendto()	Send a message to the remote processor, specifying the remote ept id	

Note: In the functions for sending messages from the master to the remote core, both dst and src parameters are set to represent the master ept id and the remote ept id. For the master side, dst and src represent the master ept id and the remote ept id, respectively. For the remote side, dst and src represent the remote ept id and the master ept id, respectively.

6.5.1.2.2 RTT Demo

Configuration menu setup: scons --menuconfig

```
CONFIG_RT_USING_RPMSG_LITE=y
CONFIG_RT_USING_LINUX_RPMSG=y
CONFIG_RT_USING_COMMON_TEST_LINUX_RPMSG_LITE=y
```

RTT Demo Path: rtos/bsp/rockchip/common/tests/rpmsg_test.c

```
static void rpmsg linux test(void)
   int j;
   uint32 t master id, remote id;
   struct rpmsg info t *info;
   struct rpmsg_block_t *block;
   rpmsg_queue_handle remote_queue;
   char *rx_msg = (char *)rt_malloc(RL_BUFFER_PAYLOAD_SIZE);
   uint32 t master ept id;
   uint32 t ept flags;
   void *ns_cb_data;
   rpmsg_share_mem_check();
   master_id = MASTER_ID;
   remote id = HAL CPU TOPOLOGY GetCurrentCpuId();
   rt_kprintf("rpmsg remote: remote core cpu_id-%ld\n", remote_id);
   rt kprintf("rpmsg remote: shmem base-0x%lx shmem end-%lx\n",
   RPMSG_LINUX_MEM_BASE, RPMSG_LINUX_MEM_END);
   info = malloc(sizeof(struct rpmsg info t));
    if (info == NULL) {
       rt kprintf("info malloc error!\n");
       while (1) {
           ;
    }
   info->private = malloc(sizeof(struct rpmsg block t));
    if (info->private == NULL) {
       rt kprintf("info malloc error!\n");
       while (1) {
           ;
        }
    }
   /*Initialize rpmsg endpoint*/
   info->instance = rpmsg_lite_remote_init((void *)RPMSG_LINUX_MEM_BASE,
   RL PLATFORM SET LINK ID(master id, remote id), RL NO FLAGS);
    rpmsg lite wait for link up(info->instance);
   rt kprintf("rpmsg remote: link up! link id-0x%lx\n",
              info->instance->link_id);
   rpmsg_ns_bind(info->instance, rpmsg_ns_cb, &ns_cb_data);
    remote queue = rpmsg queue create(info->instance);
```

```
info->ept = rpmsg_lite_create_ept(info->instance,
   RPMSG_RTT_REMOTE_TEST3_EPT_ID, rpmsg_queue_rx_cb, remote_queue);
    /*After the master announces, declare a new ept name that corresponds to the
master side*/
   ept_flags = RL_NS_CREATE;
   rpmsg ns announce(info->instance, info->ept,
   RPMSG_RTT_REMOTE_TEST_EPT3_NAME, ept_flags);
    /************* rpmsg test run *********/
    for (j = 0; j < 100; j++)
        rpmsg_queue_recv(info->instance, remote_queue,
                         (uint32_t *)&master_ept_id, rx_msg,
                        RL_BUFFER_PAYLOAD_SIZE, RL_NULL, RL_BLOCK);
        rt kprintf("rpmsg remote: master ept id-0x%lx rx msg: %s\n",
                  master_ept_id, rx_msg);
        rpmsg_lite_send(info->instance, info->ept, master_ept_id,
       RPMSG_RTT_TEST_MSG, strlen(RPMSG_RTT_TEST_MSG), RL_BLOCK);
    }
```

Detailed interface function description is as follows:

Function	Description		
rpmsg_lite_remote_init()	Initialize the RPMsg-lite remote end		
rpmsg_queue_create()	Create a queue for RPMsg-lite		
rpmsg_lite_create_ept()	Create an endpoint		
rpmsg_queue_recv()	Received data is automatically copied to the buffer area		
rpmsg_ns_bind()	Bind to the name service endpoint (the ept id $0x35$ is specifically for the name service to pass the names of new channels)		
rpmsg_ns_announce()	Announce the remote new endpoint name		
rpmsg_lite_send()	Send a message		

6.5.1.2.3 Test Successful Log

The Linux master core RPMSG is successfully mounted and the following print can be seen:

```
[ 1.105178] rockchip-rpmsg 7c00000.rpmsg: Rockchip RPMSG platform probe.
[ 1.105228] rockchip-rpmsg 7c00000.rpmsg: assigned reserved memory node
rpmsg_dma@8000000
[ 1.105239] rockchip-rpmsg 7c00000.rpmsg: rpdev vdev0: vring0 0x7c00000,
vring1 0x7c08000
[ 1.105720] virtio_rpmsg_bus virtio0: RPMsg host is online
```

After the remote core initiates the name service announcement, the Linux master core can see the following print:

```
[ 1.105808] virtio_rpmsg_bus virtio0: creating channel rpmsg-ap3-ch0 addr 0xc3 [ 1.105980] rockchip_rpmsg_test virtio0.rpmsg-ap3-ch0.-1.195: RPMsg master: new channel: 0x400 -> 0xc3!
```

Here, rpmsg-ap3-ch0 is the ept name, 0x400 is the Master ept id, and 0xc3 is the Remote ept id.

RT-Thread test results, boot log information is as follows:

```
[(3)0.101.712] rpmsg remote: remote core cpu_id-3
[(3)0.101.890] rpmsg remote: shmem_base-0x7c00000 shmem_end-8100000
[(3)0.506.840] rpmsg remote: link up! link_id-0x3
```

RPMSG FLAG definitions are as follows:

```
/* RPMsg flag bit definition
 * bit 0: Set 1 to indicate remote processor is ready
 * bit 1: Set 1 to use reserved memory region as shared DMA pool
 * bit 2: Set 1 to use cached share memory as vring buffer
 */
#define RPMSG_REMOTE_IS_READY BIT(0)
#define RPMSG_SHARED_DMA_POOL BIT(1)
#define RPMSG_CACHED_VRING BIT(2)
```

6.5.2 RT-Thread + HAL

The RPMsg-lite multi-core communication of the RTOS is based on inter-core interrupts and shared memory. It achieves communication between multiple cores through a standardized framework. By default, CPU 1 is configured as the Master, and other CPUs are configured as Remote.

6.5.2.1 Shared Memory

Starting Address and Size of RT-Thread Shared Memory

Specific Allocation of Shared Memory Area

Path: rtos/bsp/rockchip/rkxxxx-32/gcc_arm.ld.S

Starting Address and Size of HAL Shared Memory

Specific Allocation of Shared Memory Area

Path: hal/project/rkxxxx/GCC/gcc_arm.ld.S

```
.share_lock (NOLOAD) :
   {
        . = ALIGN(64);
       PROVIDE(__spinlock_mem_start__ = .);
        . += __SPINLOCK_MEM_SIZE;
        PROVIDE(__spinlock_mem_end__ = .);
         . = ALIGN(64);
    } > SHMEM
    .share_rpmsg (NOLOAD):
         . = ALIGN(0x1000);
        PROVIDE(__share_rpmsg_start__ = .);
        . += SHRPMSG_SIZE;
        PROVIDE(__share_rpmsg_end__ = .);
        . = ALIGN(0 \times 1000);
    } > SHMEM
    .share_ramfs (NOLOAD):
    {
         . = ALIGN(0x1000);
        PROVIDE(__share_ramfs_start__ = .);
        . += SHRAMFS_SIZE;
        PROVIDE(__share_ramfs_end__ = .);
        . = ALIGN(0x1000);
    } > SHMEM
    .share log (NOLOAD):
         = ALIGN(64);
        PROVIDE(__share_log0_start__ = .);
        . += SHLOGO SIZE;
        PROVIDE ( share log0 end = .);
         . = ALIGN(64);
        PROVIDE(__share_log1_start__ = .);
        . += SHLOG1 SIZE;
        PROVIDE( share log1 end = .);
         . = ALIGN(64);
        PROVIDE(__share_log2_start__ = .);
```

```
. += SHLOG2_SIZE;
PROVIDE(__share_log2_end__ = .);

. = ALIGN(64);
PROVIDE(__share_log3_start__ = .);
. += SHLOG3_SIZE;
PROVIDE(__share_log4_end__ = .);
. = ALIGN(64);
} > SHMEM
```

6.5.2.2 Testing Demo

6.5.2.2.1 RTT Demo

Path: SDK/rtos/bsp/Rockchip/rkxxxx-32

Configuration menu configuration: scons --menuconfig

```
CONFIG_RT_USING_RPMSG_LITE=y
CONFIG_RT_USING_COMMON_TEST_RPMSG_LITE=y
```

RTT Demo Path: rtos/bsp/Rockchip/common/tests/rpmsg_test.c

The core code of RPMsg-lite is located in the directory: rtos/bsp/Rockchip/common/drivers/rpmsg-lite. The specific interface function descriptions are as follows:

Function	Description
rpmsg_lite_master_init()	Initialize the RPMsg-lite master side
rpmsg_lite_remote_init()	Initialize the RPMsg-lite remote side
rpmsg_lite_wait_for_link_up()	Wait for the RPMsg-lite remote side to successfully establish the link
rpmsg_queue_create()	Create a queue for RPMsg-lite
rpmsg_lite_create_ept()	Create an endpoint
rpmsg_queue_recv()	Copy the received data to the local buffer
rpmsg_queue_recv_nocopy()	Directly pass the pointer of the received data
rpmsg_lite_send()	Send a message

6.5.2.2.2 HAL Demo

File: SDK/hal/project/rkxxxx/src/main.c

```
#define TEST_DEMO
#define TEST_USE_RPMSG_INIT
```

File: SDK/hal/project/rkxxxx/src/test_demo.c

```
#define RPMSG_TEST
```

The core code of RPMsg-lite is located in the directory: hal/middleware/rpmsg-lite. The specific interface function descriptions are as follows:

Function	Description		
rpmsg_lite_master_init()	Initialize the RPMsg-lite master side		
rpmsg_lite_remote_init()	Initialize the RPMsg-lite remote side		
rpmsg_lite_wait_for_link_up()	Wait for the remote side to successfully initialize the link		
rpmsg_lite_create_ept()	Create an endpoint		
rpmsg_lite_send()	Send a message		

6.5.2.2.3 Test Results

Enter the serial port command in the serial terminal to view log information.

```
## Chapter 6 RPMSG Test Commands
msh >rpmsg master test
## Chapter 6 Test Results
[(1)21.952.622] rpmsg probe remote cpu(0) ept(0x80008000) success!
[(1)22.031.235] rpmsg probe remote cpu(2) ept(0x80008002) success!
[(1)22.086.368] rpmsg probe remote cpu(3) ept(0x80008003) success!
[(1)22.086.410] rpmsg master send: master[1]-->remote[0], remote ept addr =
0x80008000
[(0)22.152.780]rpmsg_remote_recv: remote[0]<--master[1], master ept addr =</pre>
0x80000000
[(0)22.152.959]rpmsg remote send: remote[0]-->master[1], master ept addr =
0x80000000
[(1)22.153.616] rpmsg_master_recv: master[1]<--remote[0], remote ept addr =</pre>
0x80008000
[(1)22.154.272] rpmsg_master_send: master[1]-->remote[2], remote ept addr =
0x80008002
[(2)22.231.397]rpmsg remote recv: remote[2]<--master[1], master ept addr =
0x80000002
[(2)22.231.580]rpmsg_remote_send: remote[2]-->master[1], master ept addr =
0x80000002
[(1)22.232.237] rpmsg master recv: master[1]<--remote[2], remote ept addr =
0x80008002
[(1)22.232.893] rpmsg master send: master[1]-->remote[3], remote ept addr =
0x80008003
[(3)22.286.525]rpmsg remote recv: remote[3]<--master[1], master ept addr =
0x80000003
[(3)22.286.706]rpmsg remote send: remote[3]-->master[1], master ept addr =
[(1)22.287.363] rpmsg master recv: master[1]<--remote[3], remote ept addr =
0x80008003
[(1)22.288.017] rpmsg test OK!
```

7. Chapter 7 Interrupts

7.1 Cortex-A GIC

The Cortex-A GIC (Generic Interrupt Controller) is a module designed to handle interrupt requests. Its function is to manage and distribute various types of interrupts and send them to the processor core to execute the corresponding interrupt service routines.

The GIC can be divided into GICv2 and GICv3 versions, and the support status on commonly used chip platforms is as follows:

Chip	GICv2	GICv3
RK3588		✓
Rk3576	√	
RK3568		✓
RK3562	✓	
RK3358	✓	
RK3308	√	

The GIC includes three different types of interrupts:

- 1. SGI: Interrupt numbers 0-15, software-generated interrupts, each CPU has its own.
- 2. PPI: Interrupt numbers 16-31, private peripheral interrupts, each CPU has its own.
- 3. SPI: Interrupt numbers starting from 32, common peripheral interrupts, shared by all CPUs.

The combination of these three types of interrupts achieves a variety of rich applications. At the same time, in various configuration files, different interrupt groups are also given different grouping offsets.

The steps for using interrupts include the following aspects:

- 1. GIC Interrupt Configuration: Configure the interrupt priority corresponding to the specified interrupt number, and which CPU the interrupt service routine should be run by.
- 2. GIC Interrupt Service Routine Registration: Register the interrupt service routine corresponding to the specified interrupt number.
- 3. GIC Interrupt Enable: Enable the interrupt, so the system can receive and respond to it.
- 4. Configure peripheral module interrupts to allow the module to generate interrupts.

As an example of configuring GPIO interrupts in RK3562 Bare-metal and RTOS, a brief explanation of how to configure is given.

7.1.1 GIC Interrupt Configuration

Locate the definition of the <code>irqsConfig</code> structure in Bare-metal and RTOS environments:

- RTOS: <AMP SDK>/rtos/bsp/rockchip/rk3562/board/common/board base.c
- Bare-metal: <amp_SDK>/hal/project/rk3562/src/main.c or <amp_SDK>/hal/project/rk3308/src/main.c, depending on the macro used for compilation, different configurations are applied

The code structure is as follows:

```
#define DEFAULT IRQ CPU 1\ /* Points to the main system core, modify according to
actual situation */
struct GIC AMP IRQ INIT CFG irqsConfig[] = {
   GIC AMP IRQ CFG ROUTE (GPIO0 IRQn, 0xd0, CPU GET AFFINITY(0, 0)), /* Add a
path for CPU0 to respond to CPU0 interrupts */
   GIC AMP IRQ CFG ROUTE(0, 0, CPU GET AFFINITY(DEFAULT IRQ CPU, 0)), /*
sentinel */
};
struct GIC IRQ AMP CTRL irqConfig = {
   .cpuAff = CPU GET AFFINITY(DEFAULT IRQ CPU, 0),
    .defPrio = 0xd0,
   .defRouteAff = CPU_GET_AFFINITY(DEFAULT_IRQ_CPU, 0),
    .irqsCfg = &irqsConfig[0],
};
int main()
{
   HAL GIC Init(&irqConfig);
   // .....
}
```

In the multi-system Bare-metal and RTOS configurations, all systems share this table.

User-modifiable locations:

- DEFAULT_IRQ_CPU: The CPU that responds to all interrupts by default. Interrupts not configured in irgsConfig are all responded to by DEFAULT IRQ_CPU.
- GIC_AMP_IRQ_CFG_ROUTE(irqNum, Priority, CPU_GET_AFFINITY(cpuID, cpuCluster))

 Parameter Description:

Parameter	Description	
irqNum	Interrupt number	
Priority	Priority (use the default value, no need to modify)	
cpuID	The CPU number that responds to the interrupt	
cpuCluster	CPU cluster, often seen in big.LITTLE systems. For RK3562, always 0	

7.1.2 GIC Interrupt Service Program

7.1.2.1 Bare-metal GIC Interrupt Service Routine

Below is a simple explanation of how to use the GPIO interrupt, taking the GPIO0 C4 pin as an example for setting an interrupt on the rising edge.

```
// Main entry point for the GPIOO interrupt service routine
static void gpio_isr(int vector, void *param)
{
    // .....
    HAL_GPIO_IRQHandler(GPIOO, GPIO_BANKO);
```

```
// .....
// Interrupt callback function for the GPIOO C4 pin
static HAL Status c4 call back(eGPIO bankId bank, uint32 t pin, void *args)
   // .....
   return HAL OK;
// Example of using GPIO pin interrupts
static void gpio test (void)
   // .....
    /* Step 1: GIC Configuration */
    /* Set the GIC (GPI00) interrupt service routine, enable the interrupt, and
allow the system to receive module interrupts */
   HAL_IRQ_HANDLER_SetIRQHandler(GPIO0_IRQn, gpio_isr, NULL);
   HAL GIC Enable (GPIO0 IRQn);
   /* Step 2: Module Configuration */
    /* Set GPIO0 C4 as an input pin */
   HAL GPIO SetPinDirection (GPIO0, GPIO PIN C4, GPIO IN);
    /* Set the interrupt type and callback function for GPIOO C4, and enable the
IO interrupt for GPIOO C4 */
   HAL_IRQ_HANDLER_SetGpioIRQHandler(GPIO_BANKO, GPIO_PIN_C4, c4_call back,
NULL);
   HAL_GPIO_SetIntType(GPIO0, GPIO_PIN_C4, GPIO_INT_TYPE_EDGE_RISING);
    /* Enable the GPIO interrupt, allowing the module to generate an interrupt */
    HAL GPIO EnableIRQ(GPIO0, GPIO PIN C4);
```

In the example, the interrupt configuration is divided into two parts:

- GIC Configuration: Set the interrupt response function <code>gpio_isr</code> and enable the system to receive interrupts. This part is common to all interrupts and has a unified configuration interface.
- Module Configuration: Configure the module interrupt to generate an interrupt signal to the GIC module.
 This part mainly follows the module's own rules, which can vary significantly and requires detailed reference to the module documentation for code writing.

Since the GPIO interrupt is shared by 32 pins with a single GPIO interrupt signal, the <code>HAL_GPIO_IRQHandler</code> function is added in the interrupt service to dispatch the callback function for the specific pin.

7.1.2.2 RTOS GIC Interrupt Service Routine

In an RTOS environment, one can utilize the Bare-metal interface to register a Bare-metal GIC interrupt service routine, as exemplified below. Alternatively, one can also use the interface encapsulated by the RTOS itself. For instance, setting an interrupt on the GPIO0's C4 pin with a rising edge trigger, the RTOS configuration would be as follows:

```
// Example of using GPIO pin interrupt
void irq_callback(void *args)
{
    // .....
```

Different modules may have significant differences; for specific details, refer to the official RT-Thread documentation.

7.2 Cortex-M NVIC

The Cortex-M NVIC (Nested Vectored Interrupt Controller) is a critical component within the processor that manages interrupts. It is responsible for managing and distributing interrupt requests from external and internal sources, and dispatching them to the appropriate processor core for processing.

Supported platforms include RK3588, RK3576, and RK3562, with the primary core being the Cortex-M0 series.

The Cortex-M0 series can handle up to 32 interrupts, which means that additional interrupts require secondary polling. To accommodate more interrupts and facilitate software development, the INTMUX mechanism is introduced.

The steps for using NVIC interrupts include the following aspects:

- 1. NVIC Interrupt Initialization: Initialize the interrupt vector table and the NVIC controller.
- 2. NVIC Interrupt Service Routine Registration: Register the interrupt service routine corresponding to the specified interrupt number.
- 3. NVIC Interrupt Enable: Enable the interrupt so that the system can receive and respond to it.
- 4. Configure peripheral module interrupts to allow the module to generate interrupts.

As an example of configuring GPIO interrupts in RK3562 Bare-metal MCU and RTOS MCU, a brief explanation of how to configure them is provided.

7.2.1 NVIC Interrupt Initialization

In both Bare-metal and RTOS environments, NVIC interrupt initialization is already included within the <code>HAL_Init()</code>; function. Directly invoking <code>HAL_Init()</code> or separately extracting NVIC operations can achieve initialization.

```
/* <AMP_SDK>/hal/lib/hal/src/hal_base.c */

HAL_Status HAL_Init(void)
{
    #ifdef __CORTEX_M
    #ifdef HAL_NVIC_MODULE_ENABLED
```

```
/* Set Interrupt Group Priority */
HAL_NVIC_Init();

/* Set Interrupt Group Priority */
HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_DEFAULT);
#endif
#endif
// .....
return HAL_OK;
}
```

7.2.2 NVIC Interrupt Service Routines

7.2.2.1 Bare-metal GIC Interrupt Service Routine

Below is a simple explanation of how to use the GPIO interrupt, taking the GPIO0 C4 pin as an example for setting an interrupt triggered by a rising edge.

```
// Main entry point for the GPIOO interrupt service routine
static void gpio isr(int vector, void *param)
   HAL GPIO IRQHandler(GPIOO, GPIO BANKO);
   // .....
// Interrupt callback function for the GPIOO C4 pin
static HAL_Status c4_call_back(eGPIO_bankId bank, uint32_t pin, void *args)
{
   // .....
   return HAL OK;
}
// Example of using GPIO pin interrupts
static void gpio test (void)
   // .....
   /* Step 1: GIC Configuration */
    /* Set the NVIC (GPI00) interrupt service routine, enable the interrupt, and
allow the system to receive module interrupts */
   HAL INTMUX SetIRQHandler(GPIO1 IRQn, gpio isr, NULL);
   HAL INTMUX EnableIRQ(GPIO1 IRQn);
   /* Step 2: Module Configuration */
   /* Set GPIO0 C4 as an input pin */
   HAL GPIO SetPinDirection(GPIO0, GPIO PIN C4, GPIO IN);
    /\star Set the interrupt type and callback function for GPIOO C4, and enable the
IO interrupt for GPIOO C4 */
   HAL IRQ HANDLER SetGpioIRQHandler(GPIO BANKO, GPIO PIN C4, c4 call back,
NULL);
   HAL_GPIO_SetIntType(GPIO0, GPIO_PIN_C4, GPIO_INT_TYPE_EDGE_RISING);
    ^{\prime \star} Enable the GPIO interrupt to allow the module to generate an interrupt ^{\star}/
   HAL GPIO EnableIRQ(GPIOO, GPIO PIN C4);
```

}

In the example, the interrupt configuration is divided into two parts:

- NVIC Configuration: Configure the interrupt response function gpio_isr and enable the system to receive interrupts. This part is common to all interrupts and uses a unified configuration interface. In this function, the original NVIC interface has been encapsulated with HAL_INTMUX*** due to the use of the INTMUX mechanism, and its usage is identical to the original NVIC functions.
- Module Configuration: Configure the module interrupt to allow the module to generate an interrupt signal to the NVIC module. This part mainly follows the rules of the module itself, which can be quite different, and requires detailed reference to the module documentation for code writing.

Since the GPIO interrupt is a shared GPIO interrupt signal for 32 pins, the <code>HAL_GPIO_IRQHandler</code> function has been added to the interrupt service in the example to distribute the callback functions for specific pins.

7.2.2.2 RTOS NVIC Interrupt Service Routine

Refer to RTOS GIC Interrupt Service Routine

7.3 RISC-V Interrupt Controller

The RISC-V Integrated Programmable Interrupt Controller (IPIC) is a critical component within the processor for managing interrupts. It is responsible for managing and allocating interrupt requests from external and internal sources, and dispatching them to the appropriate processor cores for processing.

Supported platforms include RK3568, with the main core being the RISC-V series.

The maximum number of interrupts supported by the RISC-V series is 32. This means that additional interrupts require secondary polling. To address this, the INTMUX mechanism is introduced to accommodate more interrupts, facilitating software development.

The steps for using the IPIC interrupt include the following aspects:

- 1. IPIC Interrupt Initialization: Initialize the interrupt vector table and the IPIC controller.
- 2. IPIC Interrupt Service Program Registration: Register the interrupt service program corresponding to a specific interrupt number.
- 3. IPIC Interrupt Enable: Enable the interrupt so that the system can receive and respond to it.
- 4. Configure peripheral module interrupts to allow the module to generate interrupts.

As an example of configuring GPIO interrupts in RK3568 Bare-metal RISC-V and RTOS RISC-V, a brief explanation of how to configure is provided.

7.3.1 IPIC Interrupt Initialization

In both Bare-metal and RTOS environments, the initialization of the IPIC interrupt has been included in <code>HAL_INTMUX_Init()</code>. Directly invoking <code>HAL_INTMUX_Init()</code> or separately extracting IPIC operations can achieve initialization.

```
/* <AMP_SDK>/hal/lib/hal/src/hal_intmux.c */

HAL_Status HAL_INTMUX_Init(void)
{
    // .....
#ifdef HAL_RISCVIC_MODULE_ENABLED
    HAL_RISCVIC_Init();
#endif
    // .....
    return HAL_OK;
}
```

7.3.2 IPIC Interrupt Service Routine

7.3.2.1 Bare-metal GIC Interrupt Service Routine

Below is a simple explanation of the usage of GPIO interrupts, taking the GPIO4 C5 pin as an example for setting an interrupt on the rising edge.

```
// Main entry point for GPIOO interrupt service routine
static void gpio_isr(int vector, void *param)
   // .....
   HAL GPIO IRQHandler(GPIO4, GPIO BANK4);
    // .....
}
// Interrupt callback function for GPIOO C4 pin
static HAL Status c5 call back(eGPIO bankId bank, uint32 t pin, void *args)
   // .....
   return HAL OK;
}
// Example of using GPIO pin interrupts
static void gpio test (void)
   // .....
    /* Step 1: GIC Configuration */
   /* Set the interrupt service routine for IPIC (GPIO4), enable the interrupt,
and allow the system to receive module interrupts */
   HAL INTMUX SetIRQHandler(GPIO4 IRQn, gpio isr, NULL);
   HAL INTMUX EnableIRQ(GPIO4 IRQn);
   /* Step 2: Module Configuration */
   /* Set GPIO4 C5 as an input pin */
   HAL GPIO SetPinDirection(GPIO4, GPIO PIN C5, GPIO IN);
   /\star Set the interrupt type and callback function for GPIO4 C5, and enable the
IO interrupt for GPIO4 C5 */
   HAL IRQ HANDLER SetGpioIRQHandler(GPIO BANK4, GPIO PIN C5, c5 call back,
NULL);
   HAL GPIO SetIntType (GPIO4, GPIO PIN C5, GPIO INT TYPE EDGE RISING);
    ^{\prime \star} Enable the GPIO interrupt to allow the module to generate an interrupt ^{\star}/
```

```
HAL_GPIO_EnableIRQ(GPIO4, GPIO_PIN_C5);
}
```

In the example, the interrupt configuration is divided into two parts:

- IPIC Configuration: Configure the interrupt response function <code>gpio_isr</code> and enable system interrupt reception. This part is common to all interrupts and uses a unified configuration interface. In this function, the original IPIC interface was encapsulated using <code>HAL_INTMUX_Init</code>, making its usage identical to the original IPIC function.
- Module Configuration: Configure the module interrupt to generate an interrupt signal to the IPIC module. This part mainly follows the module's own rules, which are significantly different, and requires detailed reference to the module documentation for code writing.

Because the GPIO interrupt is shared by 32 pins with a single GPIO interrupt signal, the interrupt service routine in the example includes the <code>HAL_GPIO_IRQHandler</code> function to dispatch the callback function for the specific pin.

7.3.2.2 RTOS AMPAK Interrupt Service Routine

Refer to RTOS GIC Interrupt Service Routine

8. Chapter 8 Modules

8.1 eMMC

8.1.1 HAL

Depending on the hardware controller, the eMMC driver is divided into SDIO and SDHCI, with the source code located in hal/lib/src/ and hal/middleware/sdhci/. The HAL provides fundamental read and write interfaces.

Taking RK3568 as an example:

```
#include "mmc_api.h"

#define TestSector 8
#define maxTestSector (TestSector * 4)
static int pWriteBuf[maxTestSector * 128];
static int pReadBuf[maxTestSector * 128];
static int userCapSize;

static int SdhciInit(void)
{
   int ioctlParam[5] = {0, 0, 0, 0, 0};
   int ret;

   sdmmc_init((void *)0xFE310000);
   ret = sdmmc_ioctrl(SDM_IOCTRL_REGISTER_CARD, ioctlParam);
   if (ret) {
      printf("eMMC init error!\n");
}
```

```
return -1;
   }
   ret = sdmmc ioctrl(SDM IOCTR GET CAPABILITY, ioctlParam);
       printf("eMMC get capability error!\n");
       return -1;
   }
   userCapSize = ioctlParam[1];
}
static int SdhciTest(void)
   int i, j, loop = 0;
   int testEndLBA;
   int testLBA = 0;
   int testSecCount = 1;
   int printFlag;
   testEndLBA = userCapSize / 32;
   for (i = 0; i < (maxTestSector * 128); <math>i++)
       pWriteBuf[i] = i;
   for (loop = 0; loop < 2; loop++) {
       HAL DBG("-----Test loop = %d----\n", loop);
       HAL DBG("-----Test ftl write %s----\n", "");
       testSecCount = 1;
       HAL DBG("testEndLBA = %x\n", testEndLBA);
       HAL DBG("testLBA = x n", testLBA);
       for (testLBA = 0x10000 + loop; (testLBA + testSecCount) < testEndLBA;) {</pre>
           sdmmc_write(testLBA, testSecCount, pWriteBuf);
           sdmmc_read(testLBA, testSecCount, pReadBuf);
           printFlag = testLBA & 0x1FF;
           if (printFlag < testSecCount)</pre>
               HAL_DBG("testLBA = %x\n", testLBA);
           for (j = 0; j < testSecCount * 128; j++) {
               if (pWriteBuf[j] != pReadBuf[j]) {
                  printf("write not match:row=%x, num=%x, write=%x, read=%x\n",
testLBA, j, pWriteBuf[j], pReadBuf[j]);
                  while (1);
              }
           testLBA += testSecCount;
           testSecCount++;
           if (testSecCount > maxTestSector)
              testSecCount = 1;
       }
       HAL DBG("------*s\n", "");
       testSecCount = 1;
```

```
for (testLBA = 0 \times 10000 + loop; (testLBA + testSecCount) < testEndLBA;) {
            sdmmc_read(testLBA, testSecCount, pReadBuf);
            printFlag = testLBA & 0x7FF;
            if (printFlag < testSecCount)</pre>
               HAL_DBG("testLBA = %x\n", testLBA);
            for (j = 0; j < testSecCount * 128; j++) {
                if (pWriteBuf[j] != pReadBuf[j]) {
                    printf("check not match:row=%x, num=%x, write=%x, read=%x\n",
testLBA, j, pWriteBuf[j], pReadBuf[j]);
                    while (1);
               }
            testLBA += testSecCount;
            testSecCount++;
           if (testSecCount > maxTestSector)
               testSecCount = 1;
      }
    }
   HAL DBG("-----Test end---%s----\n", "");
   return 0;
```

8.1.2 RT-Thread

RT-Thread provides file system support for the SDIO driver, with SDHCI offering basic block read and write interfaces.

9. SDIO Configuration:

Menuconfig configuration entry:

```
RT-Thread Components -->
   Device Drivers -->
   [*] Using SD/MMC device drivers
```

```
RT_USING_SDIO=y
RT_USING_DMA=y
RT_USING_DMA_PL330=y
RT_USING_DMAO=y
```

10. SDHCI Configuration:

```
RT_USING_SDHCI=y
```

11. RT-Thread elm-fat File System Support:

Menuconfig configuration entry:

```
RT-Thread Components -->
    Device virtual file system -->
    [*] Using device virtual file system
    [*] Using mount table for file system /* Implement the corresponding
registration partition table to enable automatic mounting of partitions at power-
up */
    [*] Enable elm-chan fatfs /* FAT file system */
    elm-chan's FatFs, Generic FAT Filesystem Module -->
        (4096) Maximum sector size to be handled. /* Must be modified to 4096 for
SPI Nor products */
```

```
RT_USING_DFS=y

RT_SDCARD_MOUNT_POINT="/"

DFS_FILESYSTEMS_MAX=4

DFS_FILESYSTEM_TYPES_MAX=4

RT_USING_DFS_MNTTABLE=y

RT_USING_DFS_ELMFAT=y

RT_DFS_ELM_MAX_SECTOR_SIZE=4096
```

RT_Thread will mount the file system in storage according to the mount_table. If automatic mounting of the file system with partitions is enabled, the corresponding partition registration information can be added in mnt.c, for example, the "root" partition to the "/" directory:

If you wish to design your own file system mounting process, you can also implement file system mounting with the following code:

```
dfs_mount("root", "/", "elm", 0, 0)
```

If there is no corresponding file system in the eMMC, the file system can be formatted and mounted via mount:

After the file system is successfully mounted, the functionality of the file system can be verified through the file system serial port command operations:

```
## Chapter 8 Create a file in the root directory
echo "This is a test!" /test.txt

## Chapter 8 View the directory
ls
Directory /:
test.txt

## Chapter 8 View the file content
cat test.txt
This is a test!
```

11.0.3 Kernel

For detailed usage of Kernel eMMC, please refer to the document titled "Rockchip Developer Guide SDMMC SDIO eMMC CN.pdf".

11.1 UART

11.1.1 HAL

UART Configuration in HAL mainly consists of the following steps:

- 1. Configure IOMUX
- 2. Configure UART Interrupt in the Interrupt Table
- 3. Call the Initialization Interface

Taking RK3562 as an example:

```
struct HAL_UART_CONFIG hal_uart_config = {
    .baudRate = UART_BR_1500000,
    .dataBit = UART_DATA_8B,
    .stopBit = UART_ONE_STOPBIT,
    .parity = UART_PARITY_DISABLE,
};

HAL_IOMUX_Uart7M1Config();
HAL_UART_Init(&g_uart7Dev, &hal_uart_config);
}
```

11.1.2 RT-Thread UART Configuration

The UART configuration in RT-Thread mainly consists of the following steps:

- 1. scons --menuconfig to open UART support
- 2. Configure the corresponding IOMUX
- 3. Configure the g uart board information, including baud rate, etc.
- 4. Configure UART interrupt in the interrupt table

RT-Thread has already fully configured some UARTs as described above and can be directly enabled through scons --menuconfig. For example, using the RK3562:

Menuconfig Configuration Entry:

```
RT-Thread rockchip RK3562 drivers -->
Enable UART -->

[*] Enable UART

[*] Enable UART0
```

```
## Chapter 8 UART0
RT_CONSOLE_DEVICE_NAME="uart0"
RT_USING_UART=y
RT_USING_UART0=y

## Chapter 8 UART7
RT_CONSOLE_DEVICE_NAME="uart7"
RT_USING_UART=y
RT_USING_UART7=y
```

```
HAL_PINCTRL_SetIOMUX(GPIO_BANK1,
                         GPIO PIN B3
                         GPIO PIN B4,
                         PIN CONFIG MUX FUNC3);
#endif
/* Call IOMUX */
void rt hw iomux config(void)
   rt_hw_iodomain_config();
#ifdef RT_USING_UART0
   uart0_m0_iomux_config();
#endif
#ifdef RT_USING_UART7
   uart7_m1_iomux_config();
#endif
#ifdef RT_USING_GMAC
#ifdef RT_USING_GMAC0
   gmac0_m0_iomux_config();
#endif
#endif
/* Configure g uart board information */
#if defined(RT USING UARTO)
RT WEAK const struct uart board g uart0 board =
   .baud_rate = UART_BR_1500000,
   .dev flag = ROCKCHIP UART SUPPORT FLAG DEFAULT,
   .bufer_size = RT_SERIAL_RB_BUFSZ,
   .name = "uart0",
};
#endif /* RT USING UARTO */
/* Configure UART interrupt in the interrupt table */
static struct GIC_AMP_IRQ_INIT_CFG irqsConfig[] =
   /* Config the irgs here. */
   // todo...
   GIC_AMP_IRQ_CFG_ROUTE(UARTO_IRQn, 0xd0, CPU_GET_AFFINITY(3, 0)),
   GIC AMP IRQ CFG ROUTE(0, 0, CPU GET AFFINITY(1, 0)), /* sentinel */
};
```

11.1.3 Kernel

The DTS corresponding to the platform kernel for the Kernel, located at kernel/arch/arm64/boot/dts/rockchip/rkxxxx.dtsi, contains all UART configurations and can be enabled as needed. For detailed information on Kernel UART, please refer to "Rockchip_Developer_Guide_UART_CN.pdf".

In the AMP system, to prevent peripheral resource conflicts, it is necessary to isolate and disable resources used by other systems in the Kernel DTS, including UART. Therefore, in the rkxxxx-amp.dtsi file, UARTs used by other systems need to be masked, and the UART interrupts should be configured for the CPU they are intended to use.

```
/* In the DTS, route the UART7 interrupt (69) to CPU3 and declare the clocks for
UART7. If other DTS files use the clocks, an error will be reported, thus
achieving resource isolation. */
    rockchip_amp: rockchip-amp {
        compatible = "rockchip, amp";
        clocks = <&cru FCLK BUS CMO CORE>, <&cru CLK BUS CMO RTC>,
            <&cru PCLK MAILBOX>, <&cru PCLK_INTC>,
            <&cru SCLK UART7>, <&cru PCLK UART7>,
            <&cru PCLK_TIMER>, <&cru CLK_TIMER4>, <&cru CLK_TIMER5>;
        pinctrl-names = "default";
        pinctrl-0 = <&uart7m1 xfer>;
        amp-cpu-aff-maskbits = /bits/ 64 <0x0 0x1 0x1 0x2 0x2 0x4 0x3 0x8>;
        amp-irqs = /bits/ 64 <GIC AMP IRQ CFG ROUTE(147, 0xd0,</pre>
CPU GET AFFINITY(3, 0))
                            GIC_AMP_IRQ_CFG_ROUTE(69, 0xd0, CPU_GET_AFFINITY(3,
0))>;
        status = "okay";
    } ;
    /* Disable UART7 in the DTS */
    &uart7 {
       status = "disabled";
    }
```

11.2 SPI FLASH

For detailed usage of SPI FLASH, please refer to the document "Rockchip_Developer_Guide_RT-Thread SPIFLASH EN.pdf"

The RK platform's SPI Flash can utilize controllers such as FSPI, SFC, and SPI, with the following characteristics:

FSPI (Flexible Serial Peripheral Interface) is a flexible serial transmission controller with the following main features:

- Supports SPI Nor, SPI Nand, SPI protocol Psram, and SRAM
- Supports Standard SPI (single line), Dual SPI, Quad SPI, with some versions supporting Octal SPI
- Supports SDR (single-edge transfer), with some versions supporting DTR (dual-edge transfer)
- XIP technology
- DMA transfer (built-in DMA)

SFC (Serial Flash Controller) is a serial transmission controller with the following main features:

- Supports SPI Nor, SPI Nand, SPI protocol Psram, and SRAM
- Supports Standard SPI (single line), Dual SPI, Quad SPI
- Supports SDR (single-edge transfer)

• DMA transfer (built-in DMA)

SPI (Serial Peripheral Interface) is a universal serial transmission controller with the following main features:

- Supports SPI Nor, SPI Nand, SPI protocol Psram
- Supports Standard SPI (single line)
- Supports SDR (single-edge transfer)
- DMA transfer (external DMA)

11.2.1 HAL

The RK HAL provides a HAL_SNOR protocol layer based on the SPI Nor transfer protocol, with HAL source code located in <code>hal/lib/hal/src/</code>. RK HAL also offers a Demo for interface usage under <code>hal/test/hal/</code>, which users can refer to for how to read and write SPI FLASH.

Due to the wide variety of SPI FLASH models, the software identifies specific chips through flash IDs. The supported SPI FLASH chips can be checked in the source code as follows:

```
HAL SECTION SRAM CODE static const struct FLASH INFO s spiFlashbl[] = {
   /* GD25LQ16E */
    { 0xc86015, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0D, 12, 9, 0 },
   /* GD25Q32B */
   { 0xc84016, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0D, 13, 9, 0 },
   /* GD25Q64B */
   { 0xc84017, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0D, 14, 9, 0 },
   /* GD25Q127C and GD25Q128C */
   { 0xc84018, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0C, 15, 9, 0 },
   /* GD25Q256B/C/D */
   { 0xc84019, 128, 8, 0x13, 0x12, 0x6C, 0x3E, 0x21, 0xDC, 0x1C, 16, 6, 0 },
   /* GD55LT01GE */
    { 0xc8661b, 128, 8, 0x13, 0x12, 0x6B, 0x32, 0x20, 0xD8, 0x3C, 18, 0, 0 },
   /* GD25LQ64C */
   { 0xc86017, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0D, 14, 9, 0 },
    /* GD25LQ32E */
    { 0xc86016, 128, 8, 0x03, 0x02, 0x6B, 0x32, 0x20, 0xD8, 0x0D, 13, 9, 0 },
    /* GD25LX256E */
    { 0xc86819, 128, 8, 0x13, 0x12, 0x00, 0x00, 0x21, 0xDC, 0x10, 16, 0, 0x0D },
```

Configuration Description:

11.2.2 RT-Thread

12. Basic Configuration

```
RT-Thread rockchip common drivers --->

[*] Enable ROCKCHIP SPI NOR Flash

(80000000) Reset the speed of SPI Nor flash in Hz

[] Set SPI Host DUAL IO Lines /* If the FSPI controller only reserves

IOO~1, Dual mode should be used */

Choose SPI Nor Flash Adapter (Attach FSPI controller to SNOR) --->
```

13. Configuration Description:

```
RT_USING_MTD_NOR=y
RT_USING_SNOR=y
RT_SNOR_SPEED=800000000 /* IO interface speed */
## Chapter 8 RT_SNOR_DUAL_IO=n /* Default not configured, Quad SPI is limited to
Dual SPI usage */
## Chapter 8 RT_SNOR_XIP_DATA_BEGIN=0 /* Default not configured, XIP read
interface implementation start address, for details refer to "Nor Flash XIP
Technology" description */
RT_USING_SNOR_FSPI_HOST=y /* FSPI controller scheme */
## Chapter 8 RT_USING_SNOR_SFC_HOST=y /* SFC controller scheme */
## Chapter 8 RT_USING_SNOR_SPI_HOST=y /* SPI controller scheme */
## Chapter 8 RT_SNOR_SPI_DEVICE_NAME="spi2_0" /* SPI controller scheme, specify
the target controller */
```

14. RT-Thread elm-fat File System Support

If automatic partition mounting file system is enabled, corresponding partition registration information can be added in mnt.c, for example, "root" partition to the "/" directory:

If you wish to design your own file system mounting process, you can also achieve file system mounting with the following code:

```
dfs_mount("root", "/", "elm", 0, 0)
```

You can check whether the corresponding partition is registered successfully with the following command:

```
msh />list_device

device type ref count

root Block Device 1 /* Partition name root, partition type

block device, Nor flash supports setting ini to modify the setting to MTD device

*/

snor MTD Device 0 /* SPI Nor root storage device,

partition read and write ultimately access this node to complete read, write, and
erase */
```

14.0.3 Kernel

Detailed instructions for using Kernel SPI FLASH can be found in the document "Rockchip_Developer_Guide_Linux_Flash_Open_Source_Solution_CN.pdf".

14.1 GMAC

14.1.1 HAL

RK HAL provides the basic driver for GMAC and the operation of reading and writing standard PHY registers. The driver source code is located in hal/lib/hal/src/gmac.

Configuration Description:

Refer to the GMAC configuration used by the corresponding SOC in the TRM.

You can refer to the demo of interface usage provided under hal/test/hal/test_gmac.c.

The GMAC in HAL is mainly divided into the following steps:

- 1. Configure IOMUX
- 2. Configure the GMAC ETH CONFIG table
- 3. Configure the GMAC0_IRQn interrupt in the interrupt table

Taking RK3562 as an example:

```
HAL GPIO SetPinDirection(GPIO3, GPIO PIN A1, GPIO IN);
    HAL_GPIO_SetPinDirection(GPIO3, GPIO_PIN_A0, GPIO_OUT);
    HAL GPIO SetPinLevel (GPIO3, GPIO PIN A0, GPIO HIGH);
    HAL PINCTRL SetIOMUX (GPIO BANK3,
                         GPIO PIN D4 | /* RGMII TXD2 M0 */
                         GPIO PIN D5 | /* RGMII TXD3 M0 */
                         GPIO_PIN_D6 | /* RGMII_TXCLK_M0 */
                         GPIO PIN D7 , /* RGMII RXD2 M0 */
                         PIN CONFIG MUX FUNC2);
    HAL PINCTRL SetIOMUX (GPIO BANK4,
                         GPIO PIN AO | /* RGMII RXD3 MO */
                         GPIO PIN A1 | /* RGMII RXCLK M0 */
                         GPIO PIN A2 | /* RGMII TXD0 M0 */
                         GPIO PIN A3 | /* RGMII TXD1 M0 */
                         GPIO PIN A4 | /* RGMII TXEN M0 */
                         GPIO_PIN_A5 | /* RGMII_RXD0_M0 */
                         GPIO PIN A6 | /* RGMII RXD1 M0 */
                         GPIO PIN_A7 | /* RGMII_RXDV_M0 */
                         GPIO PIN B1 | /* ETH CLK 25M OUT M0 */
                         GPIO PIN B2 | /* RGMII MDC M0 */
                         GPIO_PIN_B3 | /* RGMII_MDIO_M0 */
                         GPIO PIN B7 , /* RGMII CLK M0 */
                         PIN CONFIG MUX FUNC2);
/* Configure the GMAC ETH CONFIG table */
static struct GMAC ETH CONFIG ethConfigTable[] =
    {
       .halDev = &g_gmac0Dev,
       .mode = PHY INTERFACE MODE RGMII,
        .maxSpeed = 1000,
        .phyAddr = 0,
                                            /* PHY address */
        .extClk = false,
                                            /* true if clock input is provided
by PHY */
       .resetGpioBank = GPIO3,
                                            /* PHY reset pin */
        .resetGpioNum = GPIO PIN A0,
        .resetDelayMs = { 0, 20, 100 }, /* PHY reset timing */
       .txDelay = 0x3C,
       .rxDelay = 0,
   },
};
/* Configure the GMACO IRQn interrupt in the interrupt table */
static struct GIC AMP IRQ INIT CFG irqsConfig[] = {
/* TODO: Config the irqs here.
* GIC version: GICv2
* The priority higher than 0x80 is non-secure interrupt.
   GIC AMP IRQ CFG ROUTE (GMACO IRQn, 0xd0, CPU GET AFFINITY(0, 0)),
```

14.1.2 RT-Thread

Configuration Instructions:

Menuconfig Configuration Entry:

```
RT-Thread rockchip RK3562 drivers --->
Enable GMAC --->

[*] Enable GMAC

[*] Enable GMAC0
```

In RT-Thread, GMAC is mainly divided into the following steps:

- 1. Configure IOMUX
- 2. Configure the rockchip eth config table
- 3. Configure the GMACO IRQn interrupt in the interrupt table (not required for SMP systems)

Taking RK3562 as an example:

```
/* Configure IOMUX */
RT WEAK void gmac0 m0 iomux config(void)
   /* GMAC0 iomux */
   HAL PINCTRL SetIOMUX (GPIO BANK3,
                        GPIO_PIN_A0 | /* RGMII_RSTn */
                         GPIO_PIN_A1, /* RGMII_INT/PMEB_M0 */
                         PIN CONFIG MUX FUNCO);
   HAL_GPIO_SetPinDirection(GPIO3, GPIO_PIN_A1, GPIO_IN);
   HAL_GPIO_SetPinDirection(GPIO3, GPIO_PIN_A0, GPIO_OUT);
   HAL_GPIO_SetPinLevel(GPIO3, GPIO_PIN_A0, GPIO_HIGH);
    HAL PINCTRL SetIOMUX (GPIO BANK3,
                         GPIO PIN D4 | /* RGMII TXD2 M0 */
                         GPIO PIN D5 | /* RGMII TXD3 M0 */
                         GPIO PIN D6 | /* RGMII TXCLK M0 */
                         GPIO PIN D7, /* RGMII RXD2 M0 */
                         PIN CONFIG MUX FUNC2);
    HAL PINCTRL SetIOMUX (GPIO BANK4,
                         GPIO PIN AO | /* RGMII RXD3 MO */
                         GPIO_PIN_A1 | /* RGMII_RXCLK_M0 */
                         GPIO PIN A2 | /* RGMII TXD0 M0 */
                         GPIO PIN A3 | /* RGMII TXD1 M0 */
                         GPIO PIN A4 | /* RGMII TXEN MO */
                         GPIO_PIN_A5 | /* RGMII_RXD0_M0 */
                         GPIO PIN A6 | /* RGMII RXD1 M0 */
                         GPIO_PIN_A7 | /* RGMII_RXDV_M0 */
                         GPIO PIN B1 | /* ETH CLK 25M OUT M0 */
                         GPIO_PIN_B2 | /* RGMII_MDC_M0 */
                         GPIO_PIN_B3 | /* RGMII_MDIO_M0 */
                         GPIO PIN B7, /* RGMII CLK M0 */
                         PIN CONFIG MUX FUNC2);
```

```
/* Configure the rockchip eth config table */
const struct rockchip eth config rockchip eth config table[] =
   {
       .halDev = &g gmac0Dev,
       .mode = PHY_INTERFACE_MODE_RGMII,
       .maxSpeed = 1000,
       .phyAddr = 0,
                                          /* PHY address */
       .extClk = false,
                                          /* true if clock input is provided
by PHY */
       .resetGpioBank = GPIO3,
                                      /* PHY reset pin */
       .resetGpioNum = GPIO PIN A0,
       .resetDelayMs = { 0, 20, 100 }, /* PHY reset timing */
       .txDelay = 0x3C,
       .rxDelay = 0,
   },
};
```

RT-Thread provides support for LWIP, which can be enabled through scons --menuconfig by opening the corresponding features.

Menuconfig Configuration Entry:

```
RT-Thread Components --->
    Network --->
    [*] LwIP: light weight TCP/IP stack --->
    --- LwIP: light weight TCP/IP stack
    [ ] Use LwIP local version only (NEW)
    LwIP version (lwIP v2.0.3) --->
    [ ] IPV6 protocol (NEW)
    (4) Memory alignment (NEW)
    [*] IGMP protocol (NEW)
    -*- ICMP protocol
    [ ] SNMP protocol (NEW)
    [*] Enble DNS for name resolution (NEW)
    [*] Enable alloc ip address through DHCP (NEW)
    (1) SOF broadcast (NEW)
    (1) SOF broadcast recv (NEW)
    Static IPv4 Address --->
```

```
NETDEV_USING_PING=y
RT_USING_LWIP=y
RT_USING_LWIP203=y
RT_USING_LWIP_VER_NUM=0×20003
RT_LWIP_MEM_ALIGNMENT=4
RT_LWIP_IGMP=y
RT_LWIP_ICMP=y
RT_LWIP_DNS=y
#Enable DHCP, static IP can be left unconfigured
RT_LWIP_DHCP=y
IP_SOF_BROADCAST=1
IP_SOF_BROADCAST_RECV=1

/* Static IPv4 Address */
```

```
RT LWIP IPADDR="XXX.XXX.XXX.XXX"
RT LWIP GWADDR="XXX.XXX.XXX.XXX"
RT LWIP MSKADDR="XXX.XXX.XXX.XXX"
RT LWIP UDP=y
RT LWIP TCP=y
RT_LWIP_RAW=y
RT MEMP NUM NETCONN=8
RT LWIP PBUF NUM=16
RT LWIP RAW PCB NUM=4
RT_LWIP_UDP PCB NUM=4
RT LWIP TCP PCB NUM=4
RT_LWIP_TCP_SEG_NUM=40
RT_LWIP_TCP_SND_BUF=8196
RT LWIP TCP WND=8196
RT LWIP TCPTHREAD PRIORITY=10
RT LWIP TCPTHREAD MBOX SIZE=8
RT_LWIP_TCPTHREAD_STACKSIZE=1024
RT_LWIP_ETHTHREAD_PRIORITY=12
RT LWIP ETHTHREAD STACKSIZE=1024
RT LWIP ETHTHREAD MBOX SIZE=8
LWIP_NETIF_STATUS_CALLBACK=1
LWIP_NETIF_LINK_CALLBACK=1
SO REUSE=1
LWIP SO RCVTIMEO=1
LWIP SO SNDTIMEO=1
LWIP_SO_RCVBUF=1
LWIP SO LINGER=0
LWIP_NETIF_LOOPBACK=0
RT_LWIP_USING_PING=y
```

After enabling ping, ensure that the network cable is connected before performing operations through the "ping" command, as shown below:

```
## Chapter 8 Successful Network Connection Log Information
[(1)3.357.573] e0: 100M
[(1)3.357.592] e0: full duplex
[(1)3.357.610] e0: flow control off
[(1)3.357.811] e0: link up.

## Chapter 8 Sending ping packets to the gateway and execution results
msh >ping 192.168.31.1
[(1)52.351.270] 60 bytes from 192.168.31.1 icmp_seq=0 ttl=64 time=0 ms
[(1)53.355.786] 60 bytes from 192.168.31.1 icmp_seq=1 ttl=64 time=0 ms
[(1)54.361.215] 60 bytes from 192.168.31.1 icmp_seq=2 ttl=64 time=0 ms
[(1)55.366.645] 60 bytes from 192.168.31.1 icmp_seq=2 ttl=64 time=0 ms
[(1)55.366.645] 60 bytes from 192.168.31.1 icmp_seq=3 ttl=64 time=0 ms
```

14.1.3 Kernel

Detailed instructions for using the Kernel GMAC can be found in the document "Rockchip_Developer_Guide_Linux_GMAC_Mode_Configuration_CN.pdf".

When using the combination of Linux and RT_Thread, and utilizing GMAC within RT_Thread, the Kernel needs to disable the corresponding GMAC in the DTS and declare the GMAC clocks.

```
/ {
    rockchip_amp: rockchip-amp {
        compatible = "rockchip,amp";
        clocks = <&cru FCLK BUS CMO CORE>, <&cru CLK BUS CMO RTC>,
        # GMAC Clock Declaration
        <&cru PCLK_GMAC>, <&cru ACLK_GMAC>, <&cru CLK_GMAC_125M_CRU_I>,
        <&cru CLK GMAC 50M CRU I>, <&cru CLK GMAC ETH OUT2IO>,
        <&cru SCLK UART7>, <&cru PCLK UART7>, <&cru PCLK TIMER>,
        <&cru CLK TIMER4>, <&cru CLK TIMER5>;
        pinctrl-names = "default";
        pinctrl-0 = <&uart7m1 xfer>;
        amp-cpu-aff-maskbits = /bits/ 64 <0x0 0x1 0x1 0x2 0x2 0x4 0x3 0x8>;
        amp-irqs = /bits/ 64 <GIC_AMP_IRQ_CFG_ROUTE(147, 0xd0,</pre>
CPU GET AFFINITY(3, 0))
        # GMAC Interrupt Configuration
        GIC_AMP_IRQ_CFG_ROUTE(105, 0xd0, CPU_GET_AFFINITY(3, 0))>;
        status = "okay";
    } ;
    &gmac0 {
        status = "disabled";
    };
```

14.2 PCIE

Support for the following basic functionalities under Bare-metal or RT Thread:

- Controller register access
- CPU access to peripherals, mainly including Bar and CFG spaces
- uDMA transfer
- INTx legacy interrupts

14.2.1 HAL / RT-Thread

The test code path is hal/test/hal/test pcie.c

For detailed introduction, please refer to the document

hal/doc/guides/Rockchip_User_Guide_HAL_PCIe_CN.md.

14.3 CPU Cache ECC

The RK3568 platform supports the Cache ECC feature, which can detect and correct single-bit errors, and detect but not correct double-bit errors while also recording them. It also supports manual error injection for the verification of the functionality.

14.3.1 RT-Thread

Operations related to Cache ECC must be conducted in a secure environment and require customer evaluation. For specific operations and configurations, please refer to the document "Rockchip_Developer_Guide_RT-Thread_CacheECC_CN.pdf".

14.4 DDR ECC

The RK3568 platform supports DDR ECC (Sideband ECC), which can perform error checking and correction on DDR data, supporting SEC/DED ECC. It supports single-bit error detection and correction, and double-bit error detection with non-correction but recordable. Additionally, it allows for manual error injection in specified memory regions for functional verification.

14.4.1 HAL

For specific operations and configurations in HAL, please refer to the document "Rockchip Developer Guide HAL DDR ECC CN.pdf".

14.4.2 Kernel

For specific operations and configurations in Linux, please refer to the document "Rockchip-Developer-Guide-DDR-CN.pdf".

15. Chapter 9 Debugging

15.1 Serial Port Debugging

The default serial port debugging configuration for Rockchip's multi-core heterogeneous system is as follows:

Baud Rate	Data Bits	Stop Bits	Parity	Flow Control
1500000	8	1	none	none

Related Sections:

Chapter 8 Compilation Configuration

15.1.1 U-Boot Boot Output

Taking the RK3562 as an example, when the Rockchip multi-core heterogeneous system boots, the firmware RAM loading address for CPU3 is 0x01800000:

15.1.2 RK HAL Boot Output

15.1.3 RT-Thread Boot Output

```
\ | /
- RT - Thread Operating System
/ | \ 4.1.1 build Apr 12 2024 20:28:35
2006 - 2022 Copyright by RT-Thread team
```

15.2 Debugging with OpenOCD

AP supports debugging using OpenOCD. The hardware tool for debugging is a JTAG mini-board designed by Rockchip. It supports common functions such as single-step execution, breakpoint tracing, data watch, and register and memory dump. For detailed information, please refer to <u>JTAG & SWD Connection Development and Debugging</u>.

15.2.1 Setting Up a Windows Environment

15.2.1.1 Software Installation

1. Install the OpenOCD Development Environment

The OpenOCD development package is named <code>openocd_eclipse-2020-09.zip</code>. Extract this compressed file to a specified directory.

RK compressed package directory:

2. Install the JRE toolkit required to run Eclipse

The JRE toolkit is located in the downloaded material package directory at

/Environment_Setup_Software/jdk_8.0.1310.11_64.exe. For specific installation and configuration steps, refer to the document [Rockchip_Developer_Guide_GNU_MCU_Eclipse_OpenOCD_CN.pdf] in the downloaded material package.


3. Install JTAG Driver

The JTAG driver is located in the downloaded material package directory at

/Environment_Setup_Software/zadig-2.7.exe. For specific installation and configuration steps, refer to the document Rockchip_Developer_Guide_FT232H_USB2JTAG.pdf in the downloaded material package.

15.2.1.2 Hardware Connection

The FT232H chip from "Future Technology Devices International Ltd" can communicate with a computer via USB interface, offering extended capabilities for JTAG and SWD.



The FT232H mini board is shown above:

- LED indicator lights, LED1: Power indicator; LED2: Off: Not connected, Blinking: Connected; LED3: Undefined at the moment
- ARM 20PIN JTAG interface
- USB interface: Available in both TYPEC and mini USB types
- Dip switch

In SWD mode, 1, 3, 5 off, 2, 4, 6 on


In JTAG mode, 1, 3, 5 on, 2, 4, 6 off

- Pin header, VCC, TCS, TCK, GND, can be connected to the board with flying wires
- Pin header, 3.3V, VCCIO, 1.8V, can be connected with jumpers from VCCIO to 3.3V or 1.8V, this must be connected, otherwise JTAG communication will fail

15.2.2 Using Example

Building an OpenOCD Development Environment with RK3562:


- 1. Refer to the document "Rockchip_Developer_Guide_GNU_MCU_Eclipse_OpenOCD_CN.pdf" to create configuration items for the target chip.
- 2. Run eclipse.exe to enter the "Debug Configurations" settings, open the "Debugger" tab, and add the following to the "Config options" section:



3. Enter the "Debug Configurations" settings, open the Source tab, and edit the "Path Mapping: New Mapping" item to add or modify the project path for the RK356x AMP SDK:


Reyert Apply

Debug Close



These two paths are actually the same, with <AMP_SDK>/rk3562/hal/ being the path information needed for symbol table resolution. D:<AMP_SDK>\hal\ is the path for loading project source code on Windows. Ensure that the firmware downloaded to the development board matches the code being debugged.

4. After completing the above configurations, start debugging by clicking the "Debug" button under "Debug Configurations". Debugging information will be displayed in the "Debugger Console" window:



In the Console window, add the *.elf files for the four CPUs with the following commands:

```
# .....
For help, type "help".
Type "apropos word" to search for commands related to "word".
# .....
add-symbol-file D:/rk3562/hal/project/rk3562/GCC/0_TestDemo.elf
add-symbol-file D:/rk3562/hal/project/rk3562/GCC/1_TestDemo.elf
add-symbol-file D:/rk3562/hal/project/rk3562/GCC/2_TestDemo.elf
add-symbol-file D:/rk3562/hal/project/rk3562/GCC/3_TestDemo.elf
```

15.3 MCU Debugging with Ozone


15.3.1 Windows Environment Setup

The Ozone tool is a commonly used embedded debugging tool with a convenient graphical interface, which can achieve real-time tracking, step-by-step execution, and multi-breakpoint triggering of code with the help of J-Link hardware. Official website: Ozone — The Performance Analyzer (segger.com). The official site provides two modes of use: commercial use license and non-commercial use license. Users should choose the appropriate license mode according to their actual needs to ensure legal use.

Licensing

Commercial use

Ozone can be used in a commercial environment as part of the licence for J-Link PLUS, ULTRA+, PRO and J-Trace. With J-Link BASE, Ozone can be used commercially after purchasing the J-Link BASE to PLUS upgrade bundle, that includes the Ozone license. With other J-Link models, Ozone remains in evaluation mode and presents the following screen each time a debug session is started:




Free for non-commercial use


Like most of our software, Ozone can easily be downloaded and installed without any registration process. For non-commercial use or evaluation, Ozone is available to be used free of charge. With a J-Link PLUS, PRO, ULTRA+, or with a J-Trace, Ozone is available for free




Taking RK3562 as an example:


1. Connect the J-Link device and the debugging board, open the Ozone software, and the project configuration option will pop up by default, or click File->New->New Project Wizard





Select the connected J-Link device in the red box.






2. Load the target file: Use the Ozone's loading function to load the target file (usually the generated executable file) into the debugger. If the RK HAL code repository is in the Linux environment and the Ozone debugging tool is installed in the Windows environment, you need to first map the Linux path to a network disk in the Windows system, such as mapping "/home/xxx" in the Linux system to "Z:" in the Windows system. Then, use the following command in the command line at the bottom left of the Ozone software interface to map the project path, where "/home/xxx" is the Linux path mounted to Windows, and "Z:" is the corresponding Windows path.

```
Project.AddPathSubstitute "/home/xxx" "Z:"
```

After completing this series of operations, you can get the following Ozone interface.



The red box is the Debug switch, which can achieve step-by-step debugging functions and also add breakpoints directly on the code window for debugging.

16. Chapter 10: Demonstration

16.1 Performance Testing

16.1.1 Testing Integer Performance

Utilize the Coremark to test integer performance. Coremark is a benchmark specifically designed for testing the integer performance of processors. Running Coremark generates a single numerical score, enabling users to quickly compare different processors. It is used to measure the performance of microcontrollers (MCUs) and central processing units (CPUs) in embedded systems. The following table summarizes the Coremark test data for various platforms:

Processor	RK3568 AP HAL	RK3562 AP HAL	RK3562 MCU	RK3576 MCU
Clock Frequency	816MHZ	816MHZ		
Operation Mode	DDR4 1560MHZ	DDR4 1332MHZ		
Cache	Enabled	Enabled		
TCM	None	None		
Coremark	3273	2387		
Coremark /MHz	4.0	2.92		

The bare-metal testing method is as follows:

Enable the test code and turn on the following macro switches.

Code Path: hal/project/rkxxx/src/main.c

```
-//#define TEST_DEMO
+#define TEST_DEMO
```

Code Path: hal/project/rkxxx/src/test_demo.c

```
-//#define PERF_TEST
+#define PERF_TEST
```

Code Path: /hal/middleware/benchmark/benchmark

```
INCLUDES += -I"$(BENCHMARK_PATH)" -I"$(BENCHMARK_PATH)/coremark" -
I"$(BENCHMARK_PATH)/coremark/barebones" SRC_DIRS += $(BENCHMARK_PATH)
$(BENCHMARK_PATH)/coremark $(BENCHMARK_PATH)/coremark/barebones
```

Code Path: /hal/middleware/benchmark/benchmark.h

```
#define HAL_BENCHMARK_COREMARK
//#define HAL_BENCHMARK_LINPACK
//#define HAL_BENCHMARK_TINYMEMBENCH
```

16.1.2 Testing Floating-Point Performance

Utilize the Linpack test to measure the floating-point performance. The primary metric of the Linpack test is the floating-point operations per second (FLOPS), which represents the number of floating-point calculations the system can perform per second. It is commonly measured in MFLOPS (million floating-point operations per second). The following table summarizes the Linpack test data for various platforms:

Processor	RK3568 AP HAL	RK3562 AP HAL	RK3562 MCU	RK3576 MCU
Frequency	816MHZ	816MHZ		
Operation Mode	DDR4 1560MHZ	DDR4 1332MHZ		
Cache	Enabled	Enabled		
TCM	None	None		
Linpack MFLOPS	154.7	79.38		

The bare-metal testing method is as follows:

Enable the test code and open the following macro switches.

Code Path: hal/project/rkxxx/src/main.c

```
-//#define TEST_DEMO
+#define TEST_DEMO
```

Code Path: hal/project/rkxxx/src/test_demo.c

```
-//#define PERF_TEST
+#define PERF_TEST
```

Code Path: /hal/middleware/benchmark/benchmark.mk

```
INCLUDES += -I"$(BENCHMARK_PATH)" -I"$(BENCHMARK_PATH)/linpack" SRC_DIRS +=
$(BENCHMARK_PATH) $(BENCHMARK_PATH)/linpack
```

Code Path: /hal/middleware/benchmark/benchmark.h

```
//#define HAL_BENCHMARK_COREMARK
#define HAL_BENCHMARK_LINPACK
//#define HAL_BENCHMARK_TINYMEMBENCH
```

16.1.3 Testing Memory

RTOS / Bare-metal uses tinymembench to test memory performance. Tinymembench is a simple memory benchmarking tool used to assess the memory performance of computer systems. It tests key indicators such as memory bandwidth, latency, and random access performance. The following table summarizes the data from the tinymembench tests on various platforms:

Processor	RK3568 AP HAL	RK3562 AP HAL	RK3562 MCU	RK3576 MCU
Frequency	816MHZ	816MHZ		
Operation Mode	DDR4 1560MHZ	DDR4 1332MHZ		
Cache	Enabled	Enabled		
TCM	None	None		
Memory Bandwidth Test	See detailed data below	None		
Memory Latency Test	See detailed data below	None		

RK3568 AP HAL Data

```
______
C copy backwards
                                               : 1673.8 MB/s
C copy backwards (32 byte blocks)
                                              : 1687.0 MB/s
C copy backwards (64 byte blocks)
                                                 1673.8 MB/s
                                               : 1920.2 MB/s
С сору
                                               : 1563.7 MB/s
C copy prefetched (32 bytes step)
                                               : 1941.1 MB/s (0.1%)
C copy prefetched (64 bytes step)
C 2-pass copy
                                                  995.7 MB/s
C 2-pass copy prefetched (32 bytes step)
                                                 1036.3 MB/s
C 2-pass copy prefetched (64 bytes step)
                                              : 1007.0 MB/s
C fill
                                               : 3297.4 MB/s
                                              : 3297.4 MB/s
C fill (shuffle within 16 byte blocks)
C fill (shuffle within 32 byte blocks)
                                              : 3297.4 MB/s
C fill (shuffle within 64 byte blocks)
                                                 3292.3 MB/s
                                               : 1165.1 MB/s
standard memcpy
                                               : 3322.9 MB/s
standard memset
ARM fill (STM with 8 registers)
                                                 3343.7 MB/s
ARM fill (STM with 4 registers)
                                               : 3322.9 MB/s
```

```
== Memory latency test
== Average time is measured for random memory accesses in the buffers ==
== of different sizes. The larger is the buffer, the more significant ==
== are relative contributions of TLB, L1/L2 cache misses and SDRAM
== accesses. For extremely large buffer sizes we are expecting to see ==
== page table walk with several requests to SDRAM for almost every
== memory access (though 64MiB is not nearly large enough to experience ==
== this effect to its fullest).
== Note 1: All the numbers are representing extra time, which needs to ==
        be added to L1 cache latency. The cycle timings for L1 cache ==
         latency can be usually found in the processor documentation. ==
== Note 2: Dual random read means that we are simultaneously performing ==
         two independent memory accesses at a time. In the case if
        the memory subsystem can't handle multiple outstanding
         requests, dual random read has the same timings as two
         single reads performed one after another.
_____
block size : single random read / dual random read
     1024 : 0.0 ns /
                                0.0 ns
                           /
     2048 : 0.0 ns
                                0.0 ns
    4096 : 0.0 ns
                           /
                                0.0 ns
    8192 :
           0.0 ns
                            /
                                0.0 ns
    16384 : 0.0 ns
                          /
                                0.0 ns
    32768 : 11.2 ns
                           /
                                0.3 ns
    65536 : 22.4 ns
                           /
                               32.7 ns
   131072 : 33.3 ns
                           /
                               43.9 ns
   262144 : 39.4 ns
                           /
                               47.2 ns
   524288 : 48.8 ns
                           /
                               56.1 ns
                          / 253.8 ns
  1048576 : 176.3 ns
  2097152 : 240.5 ns
                           / 317.2 ns
  4194304 : 272.0 ns / 339.1 ns
```

```
8388608 : 285.9 ns / 328.5 ns
```

Bare-metal testing method is as follows:

Enable the test code by opening the following macro switches.

Code path: hal/project/rkxxx/src/main.c

```
-//#define TEST_DEMO
+#define TEST_DEMO
```

Code path: hal/project/rkxxx/src/test_demo.c

```
-//#define PERF_TEST
+#define PERF_TEST
```

Code path: /hal/middleware/benchmark/benchmark.mk

```
INCLUDES += -I"$(BENCHMARK_PATH)" -I"$(BENCHMARK_PATH)/tinymembench" SRC_DIRS +=
$(BENCHMARK_PATH) $(BENCHMARK_PATH)/tinymembench
```

Code path: /hal/middleware/benchmark/benchmark.h

```
//#define HAL_BENCHMARK_COREMARK
//#define HAL_BENCHMARK_LINPACK
#define HAL_BENCHMARK_TINYMEMBENCH
```

16.1.4 Test Interrupt Response Time

Utilizing the built-in interrupt latency test demo in HAL for measurement. Interrupt response latency refers to the time interval from the occurrence of an interrupt event to the system's initiation of interrupt processing, a testing method used to evaluate the performance of computer system interrupt handling. The following table summarizes the data of interrupt response latency tests for various platforms:

Processor	RK3568 AP HAL	RK3562 AP HAL	RK3562 MCU	RK3576 MCU
Clock Frequency	816MHZ	816MHZ		
Operation Mode	DDR4 1560MHZ	DDR4 1332MHZ		
Cache	Enabled	Enabled		
TCM	None	None		
Irq Latency Test	avg = 3.42 us max = 4.13 us min = 3.21 us	avg = 1.543296 us max = 2.916667 us min = 0.875000 us		

The following are the steps for bare-metal system testing of interrupt delay response data, which requires enabling the following macro switches.

hal/project/rkxxx/src/main.c

```
-//#define TEST_DEMO
+#define TEST_DEMO
```

hal/project/rkxxx/src/test demo.c

```
-//#define IRQ_LATENCY_TEST
+#define IRQ_LATENCY_TEST
```

16.2 Real-time Performance Demonstration

Using the RK3568 platform as an example, this demonstration showcases the real-time performance of the Linux operating system and RTOS under the AMPAK scheme. Through this presentation, it is convenient to understand the capabilities of the AMPAK solution in real-time data processing, as well as its related features and tools.

16.2.1 Testing Method

Linux systems utilize the cyclictest tool to evaluate response time and latency. This tool can be downloaded and installed from the software repository of the Linux distribution or from the official website of cyclictest.


RTOS employs interrupt latency tests to assess the system's response time and latency. Example code path: hal/project/rk3568/src/test_demo.c

16.2.2 Testing Principle

The testing principle involves creating one or more real-time threads that operate with a fixed loop time. Each thread records the time in each cycle and then calculates the actual loop time and deviation. This allows for the measurement of the system's response time and latency.

16.2.3 Test Results

The test will output the results, including the current and maximum latency time for each cycle, etc. The test results are shown in the following figure:



The output of the test includes some key indicators, such as the following examples:

- Min: The measured minimum cycle time.
- Avg: The measured average cycle time.
- Max: The measured maximum cycle time.
- Now: Records the current time value.
- Occurrence: Records the number of occurrences of the latency time interval.
- Latency in us: The interval of latency time.

These indicators can be used to assess the real-time performance of the system. The smaller the maximum latency time, the better the real-time performance of the system.

17. Chapter 11 Appendix

17.1 Terminology

Abbreviation	Full Name	Definition
OpenAMP	Open Asymmetric Multi- Processing	An open-source system for asymmetric multi-processing.
AMP	Asymmetric Multi- Processing	A system for asymmetric multi-processing.
HAL	Hardware Abstraction Layer	A layer that abstracts the hardware, providing a common interface for software to interact with the hardware.
Bare-metal	Bare-metal	A development library based on the hardware abstraction layer for bare-metal development.
MailBox	MailBox	A simple APB peripheral that allows CPU and MCU cores to communicate with each other by generating interrupts through write operations.
RPMsg	Remote Processor Messaging	A protocol for communication between multi-core processors.
RTOS	Real-time Operating System	An operating system designed for real-time processing.
RTT	RT-Thread	An open-source real-time operating system primarily developed by the Chinese open-source community.
SDK	Software Development Kit	A set of tools for software development.
Linux	Linux	A free and open-source Unix-like operating system.
Kernel	Linux Kernel	The core part of the Linux operating system, responsible for managing the computer's hardware resources and providing basic system services.
Hypervisor	Virtual Machine Monitor	Software, firmware, or hardware that creates and runs virtual machines, allowing them to share physical hardware resources.
Jailhouse	Jailhouse	A small hypervisor designed for creating industrial-grade applications.

17.2 Document Index

Reference Document	Description	Document Path
Rockchip_Developer_Guide_FT232H_USB2JTAG.pdf	Introduction to FHT232 Mini Board	openocd_eclipse-2020- 09\RK\OpenOCD\doc
Rockchip_Developer_Guide_GNU_MCU_Eclipse_OpenOCD_CN.pdf	Instructions for Using OpenOCD	openocd_eclipse-2020- 09\RK\OpenOCD\doc
Rockchip_Developer_Guide_UBoot_Nextdev_CN.pdf	U-boot Development Documentation	docs\cn\Common\UBOOT
Rockchip_Developer_Guide_Linux_AB_System_CN.pdf	Explanation of AB Dual Partition System	docs\cn\Common\UBOOT
Rockchip_Developer_Guide_SDMMC_SDIO_eMMC_CN.pdf	Instructions for Using eMMC	docs\cn\Common\MMC
Rockchip_Developer_Guide_UART_CN.pdf	Instructions for Using UART	docs\cn\Common\UART
Rockchip_Developer_Guide_RT-Thread_SPIFLASH_CN.pdf	Instructions for Using SPI FLASH	docs\cn\Common\NVM